AIR FORCE INST OF TECH WRIGHT-PATTERSON AFB OH SCHOO--ETC F/6 14/3 AN INFLIGHT RECORDER PROTOTYPE FOR THE INFLIGHT PHYSIOLOGICAL D--ETC(U) AD-A118 072 FEB 82 R E MEISNER AFIT/GCS/EE/82M-5 UNCLASSIFIED NL 10,3 40A 118072

DAC

AD A118072



FILE COPY E

DEPARTMENT OF THE AIR FORCE E

AIR UNIVERSITY (ATC)

AIR FORCE INSTITUTE OF TECHNOLOGY

Wright-Patterson Air Force Base, Ohio

067 82 08 11



# AN INFLIGHT RECORDER PROTOTYPE FOR THE INFLIGHT PHYSIOLOGICAL DATA ACQUISITION SYSTEM III

### THESIS

AFIT/GCS/EE/82M-5 Robert E. Meisner Capt USAF

Approved for public release; distribution unlimited

# AN INFLIGHT RECORDER PROTOTYPE FOR THE INFLIGHT PHYSIOLOGICAL DATA ACQUISITION SYSTEM III

#### THESIS

Presented to the Faculty of the School of Engineering of the Air Force Institute of Technology

Air University

in Partial Fulfillment of the

Requirements for the Degree of


Master of Science

bу

Robert E. Meisner Capt USAF

Graduate Computer Systems

February 1982



Approved for public release; distribution unlimited

#### **Preface**

This thesis is another in the long line of efforts aimed at building a better Inflight Recorder (IR) for the Inflight Physiological Data Acquisition System (IFPDAS). Previous theses analyzed different aspects of the IR problems and made recommendations for construction of an IR prototype. Some recommendations were followed, while others were updated to take advantage of new advances in IC designs. The primary product of this thesis is a hardware prototype for the IR. With the hardware built, continuing theses can concentrate on software development.

The people who helped bring the IR prototype to fruition are too numerous to mention individually. They include faculty, students, technicians and corporate representatives. There are, however, a few people who deserve individual recognition for the special attention they gave me. First of all I must thank Capt Hall and Lt Shackford of the School of Aerospee Medicine for insuring that the project was properly financed. Thanks also to Mike West of the Air Force Avionics Lab. His expertise and willingness to help were invaluable (and I truly mean invaluable) in developing Magnetic Bubble Memory hardware and software described in this thesis. I can not forget Orville Wright. His timely procurement of hard to find parts was instrumental to finishing this thesis. Thanks to Major Alan Ross, Dr Mathew Kabrisky, and Captain Larry

Kizer for their guidance throughout the thesis. I whole-heartedly recommend them as advisors to future degree candidates. Although not a member of my thesis committee, I appreciate the time that Major Walt Seward took to advise and critique my work.

Credit for the quality of this thesis must also go to my poker/bowling budies. Their hard fought attempts to lead me into financial ruin provided an important link with reality. More seriously, I would like to acknowledge the help and understanding given me by my loving wife, Celeste, and daughter, Elizabeth. There is a direct correlation between their support for my endeavors and my acedemic accomplishments. I look forward to graduation so that we can spend more time together.

### Contents

																															Page
Pref	ace		•	•	•	•	•	•	•	,	•			•		•		•	•	•	•	•	•	•	•	•	•	•	•		ii
List	of I	ię	g u	re	2 8		•	•		•	•	•		•		•		•	•	•		•	•	•	•		•	•	•		νi
List	of 1	Cat	1	e s	3		•	•		,		•	,	•				•		•			•	•	•		•				vii
List	of A	bb	r	e v	,i	a t	ic	n	s			•		•		•	,	•	•										•		viii
Abst	ract				,					,					•											•	•	•			хi
I.	Int	ro	d 1	uс	t	io	n		•					•				•					•					•		•	1
	Pool	1. ~			_	ı																									1
	Bac	K B	r	u	ш	α .	٠,	•	•	•	,	•	•	•		•	•	٠	1	•	•	•	•	•	,	•	•	•	•	•	
																													•		2
																													•		3
	Pro																														4
	Sco																														5
	Appı	roa	a c	h																											6
	App 1 Seq	u e	n	: е	•	o f	F	r	e s	3 e	n	t a	t	i	o r	1	•	•	•	•	•	•	•	•	•	•	•	•	•	•	6
II.	Hard	dwa	a r	e	R	. e q	լս	ir	en	ı e	n t	: 5	į	A n	a :	l y	s:	is	3	•		•	•	•	•	•	•	•	•	•	8
	Requ	1 i i	e e	d	С	h a	ır a	aс	t e	• r	is	i E	i	c s				_		_			_		_				_		8
	Des																														10
	Pre																														12
																															14
	IC :																														
	Eva:																														18
																													•		18
																													•		25
		1	?r	Oξ	z r	an	1 1	1 e	m c	r	y			•	•			•	•	•		•	•	•		•	•	•	•	•	3 2
		1	)a	ta	2	Αc	qı	1 i	S	ίt	i	n	1	Pο	r	t s	١,						•	•		•	•	•			34
		1	Bu	£	E e	r	M	em	01	y				•													•		•		34
	Cond																														36
III.	Pro	to	t	уp	е	C	01	n s	t	Γı	1 C	t:	ic	n		•	•	•	•		•	•	•	•		•	•	•	•	•	38
	0 per																														39
	IC :	Ге	: h	n (	<b>1</b>	0 8	у	M	i	2	•	•		•	•	•		•	•	•		•	•	•	•	•	•	r	•	•	39
	Boar	r d	L	a y	y 0	u t	:							•													•	د			41
	Bus			-																											42
	CPU						_					_																_		_	44
	•		s v	g f	- -	m	Ċ.	ì	ا م		-							_				-	:				_	-	-	_	44
						m																•	-	•	•	•	•	•	•	•	46
																						•		•	•	•	•	•	•	•	47
						St									r			•		•		•	•	•	•	•	•	•	•	•	
						en			-						•	•		•		•	•	•	•	•	•	•	•	•	•	•	49
	Pri																			•		•	•	•	•	•	•	•	•	•	51
						an			m (	r	y	•		•	•	•		•	•	•		•	•	•	•	•	•	•	•	•	5 2
		,	n		<b>c</b> .		м																								E /.

	Peri	Lp!	heı	c a	1	D	e.	v i	. c	e s	3	•		•	•	•		,	•	•	•		,			•			•	•	•	56
		•	Tit	вe	rs	3														_	_									_		58
		- (	Ger	ı e	r a	a 1		I/	0			٠						,					,									60
		- 4	A / I	)	C	מכ	v	eï	t	eı	•			•									,									61
			M B I																													63
	Inte																															65
	Conc																															68
IV.	Hard	i w	ar	e	V	7 e	r	ii	Εi	С	a t	i	o n	ı	P 1	0	g 1	ca	ı m	•	•	•	•					•			•	6 9
	Bufi	- م	<b>-</b> )	d a	m (	· •	v																					_				7 0
	Time																															71
	TIME		s Ti																													71
																																7 2
	C		Ti																													73
	Gene																															
	A/D																															74
	BMC																															76
	Cond	: 1	us:	io	n		•	•		•	•	•		•	•	•	•		•	•	•	•	,	•	•	•	•	•	•	•	•	77
v.	Con	c 1	u s	i	ם כ	ı s		a n	d	I	R e	co	100	m	eı	ı d	a	t i	0	n s		•		•	•	•	•		•			8 5
	Cond	. 1 ,	18	i۸	ns	2														_								_			_	86
	Reco																															88
Bibli		3 n !	h w																													91
PIOII	rogra	· P	u y	•	,	•	•	٠	•	•	٠	•		•	•	•	•	1	•	•	•	٠	'	•	•	•	•	•	•	•	•	, ,
Apper	ndix	A	:		IR	l	P	rc	t	0	tу	Ρ¢	е	S	c l	ı e	m.	a t	i	С		•	•	•	•	•	•	•	•	•	•	93
Appen	ndix	B	:	E	E	P	R 0	M	I	? r	0 8	g r	a	m 1	n e	r			•	•	•		•		•	•		•	•		•	99
Appen	dix	С	:	M	В	M	I	nt	: е	re	1 C 1	t i	V	е	D e	e v	e 1	. 0	рw	er	ıt	\$	у	s t	en	a		•	•	•	•	155
Apper	ndix	D	:	I	FI	D	A	S	I	3	D	e b	u	g 8	ζi	n g	3	T	00	1			•	•	•	•	•	•		•	•	236
Apper	ndix	. 7	E :		M.	a r	ı u	£	a c	: t	u 1	: е	r	s '	I	) a	t a	a	S	h e	e i	t s		•		•				•		256
Vika				_		_	_	_		_		_		_	_	_			_					_	_	_			_		_	257

## List of Figures

Figur	re Pa	age
1.	A Preliminary IR PMS	13
2.	The Proposed New IR	36
3.	Major Component Map of IR Prototype	41
4.	CPU	45
5.	Wait State Generator	48
6.	EEPROM	50
7.	Conventional HNVM3008 Interface	53
8.	RAM	55
9.	I/O Ports, Timers, and A/D Converter	59
10.	мвм	64
11.	IR Prototype Verification Program	78
12.	IR Prototype Schematic	94
13.	EEPROM Programmer Schematic	106
14.	EEPROM Programmer Flowchart	109
15.	EEPROM Programmer Software	110
16.	BPK-72 to S-100 Interface Schematic	160
17.	MIDS Software	162
18.	MBM Software	196
19.	RDT I/O Buffers	242
20.	Data Bus Monitor	245
21.	Address Bus Monitor	245
22.	IR Reset Function	248
23.	Single Step Function	250
24.	Memory/Peripheral I/O Circuit	252
25.	RDT IC Functional Groupings	254

## List of Tables

Table																								P	age
I.	Sens	or	Sam	р1і	ing	R	at	e s	;	•	•	•	•		•	•	•	•	•	•		•	•	•	11
II.	Comp	ari	son	01	E L	o g	ic	F	`an	ıi	1 i	ie	s		•	•	•	•	•	•	•	•	•	•	15
III.	Comp	ari	son	0.1	M	ic	ro	рr	00	e:	s s	0	rs		•	•	•	•	•	•		•	•	•	20
IV.	Micr	opr	осе	s s c	or	Сr	it	er	ia	ı	Ra	ı t	in	g s			•		•				•	•	24
٧.	Comp	ari	son.	ı oı	E S	еc	οn	d a	ıry	7	St	0	ra	ge	D	e v	7i	es	3	•		•	•		26
VI.	IC F	ami	. 1 у	Vo 2	lta	g e	C	h a	ıra	ı c	tε	er	i s	ti	c s	;	•	•	•	•	•		•	•	40
VII.	IR B	us	Con	ne	: t o	r	Dε	fi	ini	Ĺt	ic	n			•	•	•	•	•	•	•	•	•		43
VIII.	I/O	Por	t M	app	in	g			•	•			•	•	•		•	•			•	•		•	57
IX.	IR I	nte	erru	ıpt	St	ru	ct	ur	e	•	•	•		•		•	•	•	•	•	•	•			66
x.	EEPR	OM	Pro	gr	amw	er	S	e l	lec	: t	аb	<b>1</b>	e	Ρo	rt	s	•	•	•	•			•		102
XI.	EEPR	OM	Pro	gra	amw	er	· I	C	L:	is	t i	i n	g	•	•	•	•	•	•	•	•		•		104
XII.	S-10 Inte																•	•	•	•	•	•	•	•	105
xiii.	Sele	cta	ble	<b>M</b> 1	вм	I/	0	Ρc	rt	t s	•	•	•			•	•	•	•	•	•	•	•	•	158
XIV.	BPK-	7 2	to	s - :	100	I	C	Li	İst	i	ng	3			•	•	•	•	•	•		•	•	•	159
xv.	BPK-	72	to	<b>s</b>	100	I	nt	er	fa	a c	e	D	еf	in	it	i	o n	•	•	•	•	•	•	•	159
XVI.	RDT	ΙC	Lis	ti	12																				255

#### List of Abbreviations

AFIT US Air Force Institute of Technology, Wright-Patterson AFB, OH

ALE Address Latch Enable Strobe (active high)

A/D Analog-to-Digital

A## Reference to Specific Bit (##) of the Address Bus

BACK\* Bus Request Acknowledgment Signal (active low)

BMC Bubble Memory Controller

BREQ\* Bus Request Signal (active low)

CCD Charge Coupled Device

CDOS Cromemco Disk Operating System

CLK System Clock

CMOS Complementary Metal-Oxide Semiconductor

CPM Control Program for Microprocessors

CPU Central Processing Unit

CS\* Chip Select (active low)

D# Reference to Specific Bit (#) of the Data Bus

ECG Electrocardiogram

EEPROM Electrically-Erasable Programmable Read Only Memory

EPROM Erasable Programmable Read Only Memory

FIFO First-In / First-Out

FF Flip-Flop

GND Electrical Ground

Gx Lateral Acceleration

Gy Vertical Acceleration

Gz Longitudinal Acceleration

HMOS High-performance Metal-Oxide Semiconductor

IFPDAS Inflight Physiological Data Acquisition System

IC Integrated Circuit

INTA\* Interrupt Acknowledge (active low)

INTR\* Maskable Interrupt (active low)

IO/M\* Type of Machine Reference; high signal implies access to input/output device, low implies memory

IR Inflight Recorder

I/O Inpuc / Output

KIPS Thousands of Instructions Per Second

LSTTL Low-power Shottky Transistor-Transistor Logic

LTTL Low-power Transistor-Transistor Logic

MBM Magnetic Bubble Memory

MIDS Magnetic Bubble Memory Interactive Development System

NMI\* Non-Maskable Interrupt (active low)

PMS Processor-Memory-Switch

PROM Programmable Read Only Memory

P2CMOS Poly-Planar Complementary Metal-Oxide Semiconductor

RAM Random Access Memory

RDT Inflight Recorder Debugging Tool

RD\* Read Strobe (active low)

RFSH\* Dynamic Memory Refresh Signal (active low)

ROM Read Only Memory

RSTx\* Maskable Interrupts, x = A, B, or C (active low)

SO, Sl Microprocessor Machine Cycle Status

SAM US Air Force School of Aerospace Medicine, Brooks AFB, TX

TTL Transistor-Transistor Logic

WR\* Write Strobe (active low)

XWAIT\* Processor Wait Request Signal (active low)

#### <u>Abstract</u>

A prototype for the Inflight Recorder component of the Inflight Physiological Data Acquisition System was built. The Inflight Recorder is a remote data acquisition computer for sampling physiological data. Characteristics of the recorder's design were solid-state, microprocessor controlled, expandability, 16 sensor inputs, and 122 samples per second. Demonstration of battery operation for four hours and unobstructive size characteristics awaits further testing.

Following a hardware requirements analysis, the prototype was built using Complementary Metal Oxide Semiconductor (CMOS) integrated circuits. Components featured in the design were a CMOS microprocessor; Electrically Erasable Programmable Read Only Memories (EEPROM); a monolithic, 16 channel, analog to digital converter; and Magnetic Bubble Memories (MBM).

In addition to building the IR prototype, several development tools were constructed. One was a EEPROM Programmer. Another was an MBM Interactive Development System. A third was a hardware front panel for debugging IR software. User's manuals for these tools appear in appendices to the thesis.

An Inflight Recorder Prototype for the Inflight Physiological Da' Acquisition System III

#### I Introduction

One of the missions of the United States Air Force School of Aerospace Medicine (SAM) is to develop effective life support systems for the crews of high performance aircraft. To accomplish this task, SAM collects environmental and physiological data during actual sorties. Upon mission completion, this data is added to a historical data base and correlated with data from past missions. This data collection and analysis system is known as the Inflight Physiological Data Acquisition System (IFPDAS). Since the IFPDAS is the primary method for collecting inflight environmental and physiological data, it is an important tool for evaluating the effectiveness of Air Force life support systems.

#### Background

The IFPDAS is composed of three subsystems. These are the Inflight Recorder (IR), the field processing facility, and the laboratory processing facility. The IR is the data collection component of the IFPDAS, while the other two subsystems function as data analyzers (Ref 8). The current IFPDAS is of limited usefulness because of present IR

weaknesses. These weaknesses and the development of a prototype to overcome them, motivates this thesis research.

Current System. From its inception, the IFPDAS has been plagued by an inadequate IR. This was true for the IFPDAS I and is still true for the current model, IFPDAS II. The inadequacy of the IR results from its hardware configuration as a cassette tape recorder interfaced to a signal sampling device. This configuration caused several problems, which were revealed in the IFPDAS I (Ref 16:1-2). Five of the problems were:

- 1. The cassette drive mechanism stopped during high-G maneuvers, causing discontinuities in data recording.
- The IR was capable of recording only the following seven signals:
  - a. a time code for correlating samples,
  - b. pilot voice,
  - c. Electrocardiogram (ECG),
  - d. cabin pressure,
  - e. oxygen consumption,
  - f. expired flow, and
  - g. vertical acceleration.

Additions and changes to these seven inputs were impossible without a hardware redesign.

- 3. All data manipulation was done with analog signals. This degraded the samples as noise was introduced during each stage of data manipulation.
- The IR was constructed with discrete components, making it less reliable than a system based on integrated circuits (IC's).
- 5. Additionally, discrete components added to system bulk, undesirably restricting pilot movement.

In an effort to correct some of the problems outlined above, The Pacific Missile Test Center, Microelectronics Branch, at Point Mugu Naval Air Station, California,

redesigned the IR. The result, currently being used in the IFPDAS II, is a more capable and reliable IR. Increased capabilities are a result of the addition of environmental and body temperature sensors. However, it should be noted that some design tradeoffs were made to accomodate the additional sensors. The result is that either body temperature and ECG, or environmental parameters can be recorded, exclusive of each other (Ref 8). Reliability is increased in two ways, one being through the increased use of IC's. Another is the result of digitizing some of the recorded data. The sensors that are recorded digitally are the body temperature and ECG. While this new IR is an improvement over the old, all of the five problems listed above still exist.

<u>Previous Studies</u>. Previous studies have shown that a solid-state IR is feasible, using commercially available hardware. The progression from the initial feasiblity question through the most recent thesis effort is outlined in the following chronology of US Air Force Institute of Technology (AFIT) studies.

- Jolda and Wanzek (DEC 77) showed a solid-state IR is feasible using Magnetic Bubble Memory (MBM);
- 2. Hill (DEC 78) investigated storage requirements and techniques for sampling 12 physiological sensors;
- 3. Moore (JUN 80) simulated IR operation on a Rockwell 6500 microcomputer with MBM, while analyzing storage requirements; and

4. Svetz (DEC 80) - considered a hardware design for the IR and wrote software for a ground based system to analyze IFPDAS data.

While a one sentence synopsis of each of the above theses is terse, it describes the most important aspect that each contributes to the ongoing search for an improved IR. Based on recommendations made by these studies, the next logical step is to construct a prototype of a new IR.

#### Problem Statement

This thesis is aimed at replacing the weak link in the IFPDAS by building an IR prototype. Unlike previous models, the new IR will be a solid-state, microprocessor-controlled device. This new design offers the following solutions to the problems listed in the <u>Current System</u> description.

- Moving parts, which stop during high-G maneuvers, will be replaced by solid-state components.
- 2. Sampling limitations will be alleviated by two means. One will be that any 0-5V sensor can be plugged into any of the sensor ports. Another will be use of a microprocessor to control sampling methods through characteristically flexible software.
- 3. All data will be stored and manipulated in its digital form. Therefore, the only error in the sample data will be a consequence of the analog-to-digital (A/D) conversion. Once in digital form, data manipulation will be free from error introduced by analog noise.
- 4. System reliability will increase because IC's will be used where possible. Use of discrete components will be minimized.
- 5. While the IR prototype will not directly solve the bulk problem, it will provide a model for estimating the size of a new IR. Though the new IR will be physically larger, its basic structure as a microprocessor with peripheral I/O ports (input signal sensors; output secondary

storage) allows the system to be broken down into several smaller devices and distributed to convenient body locations. If distribution is judicious, pilot movement will be less restricted with the new IR.

#### Scope and Assumptions

For this project, a prototype was considered to be a box capable of overcoming the first four problems mentioned above, as well as providing a model for estimating system bulk. To realize a working prototype, IR hardware was designed and built using commercially available IC's. In addition, software was written to show that IR components were functional.

Because of the limited time for completing this thesis, custom design of the physiological sensors was not done. Instead, the IR was designed to interface directly to any sensor having a full scale output range of 0-5V. This 0-5V assumption was natural since all IR sensors in the IFPDAS II meet this criterion (Ref 8). In addition, the new IR benefited from this assumption because its design was not restricted by a closed set of sensors. Therefore, the new IR can be tailored for a specific application simply by changing the sensors and writing appropriate software drivers.

A second assumption involving the sensors dealt with data accuracy. The assumption was that eight bits of digital data could accurately represent the sampled analog inputs. IR sensor sampling and ground based signal reconstruction were investigated by Jolda and Wanzek. Based on their observations an eight bit word, capable of recording units

from 0 to 255, was sufficient for IFPDAS use (Ref 16:27-41). Further analysis of sample accuracy was not done in this thesis.

It must also be noted that IR construction was not restricted by requirements to interface the new IR to current IFPDAS analysis hardware. This flexibility allowed for an optimum hardware design based only on the requirements outlined in Chapter II. This thesis assumed that appropriate data processing equipment would be procured should current equipment prove inadequate for supporting the new IR.

#### Approach

Building the IR prototype involved constructing hardware and writing software. Before either hardware or software work began, requirements were identified, an architecture was developed, and IC's were chosen for the new IR. This process matched a set of commercially available IC's to the major components of the IR. Once devices were identified, hardware design and construction began. As construction proceeded, software was developed to show that each new system component was properly interfaced.

#### Sequence of Presentation

Chapter II is a hardware requirements analysis whose purpose it is to define a set of IC's for building the new IR. Using the chips defined in Chapter II, Chapter III describes the circuit design for constructing the new IR prototype. Then Chapter IV outlines a program that

demonstrates the operation of IR components. Finally, Chapter V lists conclusions and makes recommendations for a flyable IR. In addition, IR protoype support tools developed during the project are described in the appendices.

#### II Hardware Requirements Analysis

The purpose of this functional analysis is to define a microprocessor architecture that will satisfy the requirements for a new generation IR. This analysis begins by deriving a list of required and desired characteristics to guide construction of the IR prototype. Then, a preliminary hardware architecture for performing physiological data acquisition is described. Finally, commercially available IC's are mapped onto the preliminary architecture, defining the set of solid-state components used in the new IR.

#### Required Characteristics

The characteristics required for the new IR were derived from a set of requirements identified by Capt Hall and Lt Shackford of SAM (Ref 8). Generally, requirements were derived to solve the problems inherent in the IFPDAS II (see Current System, Chapter I). In addition, prior theses showed that it was feasible to construct a system with characteristics based on the following requirements.

The first requirement is that the IR resist mechanical failures. This requirement is a consequence of the fact that the tape recorder portion of the current IR fails during high-G aircraft maneuvers. This failure results from the tape transport's mechanical nature. As forces on the recorder become excessive, the tape transport stops. A

solution to this problem is to replace the mechanical components with solid-state components.

The second requirement is that the IR be totally man portable. To preclude interference with emergency pilot egress, there can be no physical connections between the IR and the cockpit environment. This interconnecting restriction forces a remote operating capability on the IR. Consequently, the IR must carry its own power supply, resulting in a required characteristic for battery operation.

The third requirement is that the IR be unrestrictive. That is, it must be small enough to be attached to crew members without restricting movement. This requirement results from comments made by pilots who have worn the IR of the IFPDAS I. Their comments indicate that since the IR is located on their chests, its two inch thickness hindered movement. A concensus on the bulkiness of the IR of the IFPDAS II, which is only an inch and a half thick, is not available at the time of this writing. Regardless, the new IR must not obstruct pilot movements.

When considered together, the previous two requirements imply that the IR should be as small as possible. That is, given that it must be totally man portable, a small IR is less restrictive than a large IR. Requirements do not give a set of mersurements to bound the IR; instead, the requirement for an unrestrictive property is specified. So, while small size is a by-product of portable and unrestrictive, it will not be categorized as a required characteristic.

The final requirement is that the IR be flexible. This is motivated by the fact that SAM wishes to record data other than the limited set available from the current IR. According to Capt. Hall, changing current sensor inputs and sampling rates is tedious to the point that variations are not made (Ref 8). A more flexible IR must possess two characteristics. One is that it be microprocessor controlled, so that sampling order and rate are easily changed by software reprogramming. Another is that sensor interfacing be simple and direct. For the purposes of this thesis, sensor interfacing is simplified based on the Scope and Assumptions discussion of Chapter I.

In summary, because of the requirements that the new IR be failure resistant, man portable, unrestrictive, and flexible; the IR must possess the following characteristics:

- 1. solid-state,
- 2. battery operated,
- 3. unobstructive, and
- 4. microprocessor controlled.

#### Desirable Characteristics

In addition to the required characteristics outlined above, SAM listed several other features that should be incorporated into the IR prototype. These desired characteristics differ from those that are required, in that they are only goals for guiding the prototype design. Failure to meet all desired characteristics is not critical to construction of the new IR.

TABLE I

Sensor Sampling Rates
(Refs 11:9-13; 21:15)

Sensor	Sampling Rate (samples per second) sensor cluster
Triaxial Acceleration	. 8 24
Cabin Pressure	. 2 2
Inspired Flow Rate	. 20 20
Expired Flow Rate	. 20 20
Inspired Oxygen Concentration	. 20 20
Expired Oxygen Concentration	. 20 20
Body Temperature	. 2 16
Total	1 2 2

Most of the desired characteristics involve sensor inputs. First, the IR prototype should be capable of 16 sensor inputs. In addition, the initial set of sensors

should be:

- 1. triaxial acceleration (Gx, Gy, Gz),
- 2. cabin pressure,
- 3. inspired flow rate,
- 4. expired flow rate,
- 5. inspired oxygen concentration,
- 6. expired oxygen concentration, and
- body temperature (at eight points).

(Ref 8)

These sixteen sensors dictate a rate of 122 samples per second. Individual rates are broken out in Table I, based on derivations done in the Hill and Moore theses. Noting that future applications call for the use of various other

sensors, another desirable characteristic is that IR components be able to support expanding capabilities. The sensors being considered include additional environmental and several electrocardiogram sensors. Yet another desirable characteristic is for an operating duration of four hours, that being the length of a useful data acquistion mission (Ref 8). In summary, there are four desirable characteristics for the IR prototpe:

- 1. 16 sensors,
- 2. room-for-expansion,
- 3. 122 samples per second, and
- 4. four hour operation.

#### Preliminary Architecture

Hardware architectures illustrated in this thesis rely on the Processor-Memory-Switch (PMS) technique developed by Gordon Bell and Allen Newell. They developed the PMS technique as a "compact and useful" method for describing digital computers. Basically, PMS diagrams show gross hardware structure by illustrating the capacity of system components, information paths between components, and distribution of control between components. The level of detail at which these PMS attributes are defined depends on particular applications. A more in depth description of the PMS technique is found in Bell and Newell's book - Computer Structures: Readings and Examples (Ref 1:15-36,615-27).

Component designations used in PMS diagrams within this thesis come from standard abbreviations applied by Bell and




Figure 1. A Preliminary IR PMS.

Newell. They are: Pc - Central processor, Mp - primary memory, Ms - secondary memory, K - controller, T - transducer, and S - switch.

Figure 1 is a PMS diagram showing a general overview of the hardware configuration to be employed in the new IR. The remainder of this requirements analysis is directed at mapping available IC's onto the portions of this configuration that fall within the outlined box. The

remainder of this chapter analyzes the:

- 1. main processor Pc,
- 2. secondary storage Ms,
- program memory Mp(ROM),
- 4. data acquisition ports T(A/D Converter), and
- buffer storage Mp(RAM).

Other portions of the diagram are not examined in the following analysis, but can easily be built using commercially available components.

#### IC Technology

Before proceeding with analysis of individual components, an IC technology family must be chosen to implement the design. A proper technology is critical in light of the unobstructive and battery operated characteristics required for the new IR. Since batteries are bulky, space requirements are best minimized by reducing system power requirements. Therefore, the primary criterion for chosing a technology must be to minimize power consumption.

Currently, Complementary Metal-Oxide Semiconductor (CMOS) devices draw far less power than other technologies. Table II illustrates this fact by comparing the power dissipated by Transistor-Transistor Logic (TTL), Low-power Shottky TTL (LSTTL), Low-power TTL (LTTL), and CMOS technologies. The reason CMOS consumes such low power is that only a low level leakage current flows through CMOS gates when they are in a steady state. Larger currents are drawn only while gates are switching from one state to

TABLE II

Comparison of Logic Families (\*)

(Refs 3:1-3,1-5; 28:6-3 - 6-5)

	T?	rL	LS	TTL	L:	TTL	CMOS
Typical Power Dissipation (per gate)	10	m W	2	m W	1	mW	.01 mW (static) 1 mW (1Mhz)
Propagation	•				2.2		
Delay	9	ns	10	ns	33	n s	50 ns (5V) 30 ns (10V)
Input Voltages							JO 113 (104)
Low Level	.8	V	.8	٧	. 7	V	1.5 V (5V)
(max)							2.0 V (10V)
High Level (min)	2	V	2	٧	2	V	3.5 V (5V) 8.0 V (10V)
Output Voltages							
•	. 4	V	• 5	Δ	. 4	٧	.5 V (5V) 1.0 V (10V)
	2.4	V	2.7	V	2.4	V	4.5 V (5V) 9.0 V (10V)
Noise Margin	. 4	٧	. 3	٧	. 3	v	1.0 V (5V)
(guaranteed)							1.0 V (10V)

<sup>(\*)</sup> NAND gates used as standard for comparison.

another. Consequently, as the frequency of gate switching increases so does power consumption. In practice, however, only a few gates switch at any one time, leaving most gates in a static state. Therefore, at any one time, most gates draw only leakage current resulting in low overall power consumption (Ref 18:585).

Besides its low power characteristic, CMOS displays several other advantages that make it a preferred candidate for the IR. One is that CMOS generates very little heat as a

consequence of its low power operation. This characteristic allows the IR to operate within the life vest of a pilot without bulky ventilation devices.

Another advantage of CMOS over other technologies is its relative immunity to noise. This immunity is known as the noise margin and is defined as the difference between the guaranteed voltage limits of a driving gate and voltage requirements of a driven gate for a particular logic state (Ref 27:40). Applying this definition to the figures of Table II, CMOS tolerates 2.5 times the noise that TTL does. The figures of Table II are guaranteed by the manufacturer to be absolutely safe operating tolerances. But in practice, both TTL and CMOS exhibit higher tolerances. Typically, TTL tolerates 1.5 volts in its logic 1 state, and 1.15 volts in its O state (Ref 27:41). Because CMOS changes states at close to half of its supply voltage, it typically tolerates noise at levels up to 45 percent of the supply voltage (Refs 3:6-60; 29:94). With a five volt supply this equates to a 2.25 volt tolerance. So, because CMOS has a higher noise margin than other technologies, the power supply of the IR cau be simplified without affecting system operation.

So far, discussion has centered on a +5V power supply for operating the different technologies. As Table II indicates, CMOS can also be biased at higher voltages. Advantages gained by operating CMOS at a higher voltage are reduced propagation delay and increased noise margin. The

magnitude of these advantages is shown in Table II for CMOS gates operated at +10 V.

In addition to the advantages offered by CMOS, there is one important disadvantage that must be considered. disadvantage, as illustrated in Table II, is that current CMOS devices are slower than devices of other technologies. These slower speeds result more from monetary considerations than from theoretical limits. But, as CMOS manufacturing costs decrease relative to more popular technologies, more CMOS devices with improved performance will become commercially available (Refs 6:24; 26:90,94). One recent example of an improved performance CMOS technology is National Semiconductor's poly-planar CMOS (P2CMOS) process (Ref 24:3-1). A NAND gate fabricated with P2CMOS techniques has a propagation delay of only 18 nanoseconds when operated from a five volt supply (Ref 24:A-55). But, even though CMOS technologies are capable of better speed performance, most CMOS chips available today are comparatively slow.

Consideration of CMOS device speeds is important to the IR for two reasons. One is that the main processor of the IR must be fast enough to sample and store data at an acceptable rate. Analysis, completed later in this chapter (see Main Processor subsection), shows that such a processor does exist. Another reason involves the circuits which connect the components within the processor. These "glue" circuits must keep up with the processor so that control signals are not lost. Since a wide variety of fast CMOS devices do not

exist, interconnecting IC's hold potential problems for the IR design. Fortunately, these problems can be reduced by using either of the more popular LTTL or LSTTL technologies. Which technology to use depends on speed requirements, with LTTL being preferred because of its lower power consumption.

#### Evaluation

The following analysis yields a set of IC's for use as the major circuit components in the new IR. Though components have been analyzed in prior theses, there are two reasons why they must be reevaluated. Most importantly, many new chips have been marketed in the past year. Several of them are directly applicable to the IR. Another reason for reevaluation is that previous analyses were biased by availability of and familiarity with the development tools located in the AFIT Digital Engineering Lab. These biases forced unnecessary restrictions on previous analyses. The only restrictions placed on the following analysis are the required and desired characteristics outlined above. This new evaluation yields a chip set which is better suited for the new IR than those suggested in prior theses.

Main Processor. The central component of the new IR is a CMOS general-purpose microprocessor. The following discussion analyzes three microprocessors: the National Semiconductor NSC800, the Motorola MC146805E2, and the RCA CDP1802. They were chosen because they are the only 8-bit CMOS general-purpose microprocessors on the market today (Refs 20:150-4,162-5; 13:501-45). Each is a solid-state, 40

pin IC, capable of battery operation. These features satisfy all required characteristics, qualifying them for use in the new IR.

Before analyzing desirable characterisics, it should be noted that benchmarking would have been a useful tool for comparing the microprocessors. Programming identical IR data manipulation algorithms, would have provided valuable information for choosing the best applicable microprocessor. However, with the time allotted to order hardware and complete this thesis, such a comparison was not feasible. Still, one microprocessor was judged best for IR applications.

Continuing the evaluation, only two of the desirable characteristics, 122 samples per second and room-for-expansion, apply to the microprocessors. Considering the desire to process 122 samples per second, Table III indicates that even the slowest processor can execute 1279 instructions per sample. While no minimum number of instructions per sample has been projected, 1279 certainly allows for reading and storing a byte of data with some level of processing in between. It follows that, if the slowest processor is capable of processing 122 samples per second, then all of the processors in Table III are acceptable.

Expansion capabilities of the new IR depend upon both instruction cycle time and available address space. Possible areas of expansion include sampling at higher data rates and increasing the complexity of preprocessing algorithms. Both

TABLE III

Comparison of Microprocessors
(Refs 22:2,3,22-23;
24:4-2,4-7 - 4-9;

26:17,19,24,31)

	NSC800	MC6805	R CA 1802
Operating Frequency			
(max at 5V)	5 M	5 M	2.5M
Clock Cycles per			
Machine Cycle	2	5	8 .
Machine Cycle Frequency			
(max at 5V)	2.5M	1 M	.31M
Cycles per Instr			
(fastest instr)	4	2	2
Instr Cycle Frequency			
(KIPS)	6 2 5	500	156
Instr per 1/122 sec	5120	4100	1279
Address Range	6 4 K	8 K	64K

areas are limited by the speed of the host microprocessor. In addition, increased algorithm complexity generally implies the need for additional program storage. Comparing the processor speed and address space characteristics outlined in Table III, the NSC800 is the best performer. The MC6805 is chosen as the second best since its execution speed is faster than the RCA1802 and its address space can be expanded to equal that of the RCA1802 through memory banking.

Memory banking techniques allow software to activate blocks of memory one at a time. The largest block size

available to the MC6805 is 8K bytes. Implementing eight 8K banks, the MC6805 has access to 64K bytes of memory, equaling that of the RCA1802. A summary of expansion capability rankings is provided later in Table IV.

Prior to examining the room-for-expansion criterion, all three microprocessors were judged capable of supporting IR requirements. To this point there has been no compelling reason to choose one microprocessor over the others. Therefore, an additional set of criteria is introduced to aid in the selection process.

The following paragraphs introduce three additional criteria for selecting a microprocessor. First, the data manipulation capabilities of each microprocessor are compared. Next, processor support, including documentation and variety of support chips, is evaluated. Then, the popularity of the microprocessors is discussed relative to software maintenance problems.

Besides sampling and preprocessing physiological data, a primary function of the IR is to block and save the data in secondary storage. While each of the microprocessors has adequate single byte I/O and arithmetic instructions, only the NSC800 has block manipulating instructions. The advantage of block moves is that a single instruction causes transfer of an entire data block. In addition, a single transfer instruction executes somewhat faster than a loop when moving the same amount of data. Consider, for example,

the following loop for outputting a block of data:

LOOP: 7 \*\* LD A,(HL) 11 \*\* OUT (PORT),A Instruction Time INC HL \*\* 6 In Machine Cycles DJNZ LOOP 13 \*\* 37 - Total Machine Cycles

Using the block output instruction, OTIR, the above loop can be executed in one instruction, requiring only 21 machine cycles per byte. Other block manipulating instructions have similar advantages. (Ref 24:5-5 - 5-32)

The I/O subset of the block move instructions have immediate applications in the IR. Since the primary function of the IR is real time data acquisition, the less time spent saving data, the more time is available for processing samples. Consequently, the block move instructions of the NSC800 make it the most capable data handler for IR applications.

Another important factor, especially during system design, is manufacturer support. This support is critical in two areas, processor documentation and variety of support chips. All three manufacturers have good descriptions of their microprocessors in both manuals and data sheets (Refs 22; 24; 26). However, each manufacturer's family of support chips varies. RCA offers the widest variety, due probably to the fact that their microprocessor has been commercially available considerably longer than the others. The second best variety comes from National Semiconductor, who has adequate variety for simple applications, including remote data acquisition (Refs 24:8-13, 8-15 - 8-17).

One way to reduce software maintenance problems is to choose a popular microprocessor. This is true for two reasons. One is that popular processors have a wider variety of software development tools. This wider variety increases the probability that one will be acceptable for IR applications. Another reason is that increased popularity implies that more people are qualified to program the microprocessor. Consequently, the search for, or the training of, programmers is simplified.

An indicator of microprocessor popularity is the number of commercially available microcomputers which employ them. Electronic Design publishes an annual guide for single board microcomputer comparisons. Counting the numbers of CPU boards based on the three processors in this analysis, the MC6805 did not appear, the NSC800 was the basis for one board, and the RCA1802 was the basis for three. However, since microprocessor popularity is being judged as it relates to software, and since the NSC800 executes the Z80 instruction set (Ref 24:A-3), all references to the Z80 can be applied to the NSC800 count. The Z80 is used in 36 products (Ref 19:88-95).

Before saying that the NSC800 has the most popular software instruction set and the MC6805 has the least popular, one other factor must be considered. Many microprocessors have instruction sets that are extensions of ancestors within the microprocessor family tree. Therefore, upgrading to a related processor is a simple task when

TABLE IV

Microprocessor Criteria Ratings (\*)

Criteria	<u>NSC800</u>	MC6805	RCA1802
Required/Desired Characteristics	1	,	,
Expansion Capability	1	2	3
Data Manipualtion	1	2	2
Support Chips	2	3	1
-	_	•	2
Popularity	1	2	3

<sup>(\*)</sup> Acceptable = 3, Better = 2, Best = 1

compared to learning a new language. Ancestors of the NSC800/Z80 include the 8080 and the 8085. Those for the MC6805 are the 6800 series processors and the 6502. The RCA1802 has no popular ancestor (Refs 5:44-52; 30:175-84). Referring to ancestors in the microcomputer guide, the NSC800 has the most popular software structure, followed by the MC6805, with the RCA1802 being a distant third (Ref 19:88-95).

Table IV summarizes the microprocessor comparisons made in the previous discussion. For each criterion the processors are ranked, with I being the best rating. The I rankings for the required/desired characteristics indicate only that all microprocessors fulfilled the criteria. Expansion capability is ranked separately because it was the only desired criterion where one processor was judged more

capable than the others. The remaining criteria in the table are those added to the selection process.

In conclusion, the NSC800 is chosen as the main processor for the new IR. Referring to Table IV, the NSC800 has the best performance characteristics for all but one of the evaluation criteria. Neither of the other two processors performs as well as the NSC800, based on the criteria developed above.

Secondary Storage. The need for a large secondary memory, on the order of one megabyte, was projected by the Hill and Moore theses. A one megabyte memory is the single largest component in the IR. Therefore, it is potentially the biggest power user and space consumer in the system.

Three possible solid-state memories that are available for mass storage are MBM, RAM, and Charge Coupled Devices (CCD). The densest possible examples of each are compared in the following analysis. According to the <u>1981 IC Master</u> catalog, the densest commercially available devices are the Intel 7110 MBM, the Fairchild F264 CCD, and the Harris HM6564 Static RAM.

Table V shows some charactistics of the three devices that are targetted for use as secondary storage. The number of chips indicates only what is required to store one megabyte of data. The number does not include chips required for processor interfacing. Since both the CCD's and RAM's are 64 kilobit devices, they require 128 chips to store one megabyte (Refs 7:1; 10:3-94). The bubble memory and its five

TABLE V

Comparison of Secondary Storage Devices

	MBM	CCD	RAM	
# Chips	48	128	128	
Area (sq in)	48	46	26 >	
Device Active Time (perceut)	.13	.06	.06	
Power				
Standby Operating	8.36W 11.27W	8.32W 8.35W	.03W .06W	
Non-volatile	y e s	no	no	

support IC's can store one megabit. To store one megabyte, an MBM device requires 6 \* 8 = 48 chips (Ref 2:1-1).

The area consumed by each one megabyte store is estimated by adding the areas taken up by each chip. Included in the estimate is two-tenths of an inch space between each chip. To simplify calculations, this space is divided among he IC's by including a one-tenth of an inch border around each chip. The following calculations derive the area values of Table V:

CCD chip size - .3 x .8

Single chip area

with .1 border - .4 f .9 = .36

Total area required - .36 \* 128 = 46.08 (Ref 7:8)

RAM chip size - .9 x 2.0

Single chip area

with .1 border -1.0 \* 2.1 = 2.1

Total area required - 2.1 \* 128 =  $\frac{268.8}{268.8}$  (Ref 10:8-9)

```
.3 x
MBM chip sizes - 725X -
                   7242 -
                            .3 \times 1.0
                   7230 -
                            .6 \times 1.2
                   7110 - 1.7 \times 2.0
Single chip areas
                                  .8 =
     with .l border
                            .4 *
                                          .32
                            .4 * 1.1 =
                                          .44
                            .7 * 1.3 =
                                          .91
                           1.8 \times 2.1 = 3.78
Total area required
     8 * ((3 * .32) + .44 + .91 + 3.78) = 48.3
                                          (Ref 2:2-4; 17:11).
```

All three devices chosen for secondary memory have standby power ratings. Standby power indicates the amount of power drawn by an IC which is not actively operating. Typically this power is less than that dissipated when the chip is being accessed. So, the amount of time that an IC is operating has a direct affect on the total power dissipated by that IC.

The device active time within Table V indicates the percentage of time that a memory device will be operating during a data acquisition mission. Three assumptions were made to obtain these percentages. First, the need to store data at a four kilobytes per minute rate was established. This rate uses 960K bytes, or 94 percent of the one megabyte total, during a four hour mission. A second assumption was that only one unit within a secondary device operates at one time. That is, at any time only one IC will be operating within the RAM and CCD devices, and only one module (six IC's) will operate in the MBM device. The last assumption was that secondary memory operates at its maximum rated speed, consistent with low power consumption. Note, however,

that this maximum speed must be tempered by the speed of the main processor.

A useable upper limit on secondary memory speed is the maximum output transfer rate of the main processor. The fastest way to output a data block through the NSC800 is with the OTIR instruction. With a 2.5 MHz clock frequency, the OTIR instruction takes 8.4 microseconds to transfer one byte (Ref 24:5-27). This speed translates to a maximum output transfer rate of 120,000, or approximately 117K bytes per second.

Two of the three secondary storage devices operate faster than 120 KHz. The fastest device is RAM, which can be interfaced directly to the main processor without wait states (Refs 10:3-100; 24:4-16). The second fastest device is CCD. It consumes minimum power when operated at its minimum frequency of one megahertz (Ref 7:6). Noting that CCD's are serial devices, an operating frequency of one megahertz translates to a transfer rate of 1,000,000 / 8 = 125,000, or approximately 122K, bytes per second. With a speed matching buffer between the NSC800 and CCD, the CCD peripheral operates at the 120 KHz maximum of the NSC800. The NSC800 does not affect the MBM transfer speed. The BPK-72 Bubble Memory Prototype Kit User's Manual sets the maximum MBM rate at 50K bytes per second in its minimum power consuming configuration (Ref 2:2-7). In summary, the data transfer rates used for Table V calculations are: RAM - 117K, CCD -117K, and MBM - 50K bytes per second.

Calculations for device active times are based on the transfer rates listed above. The method for determining active time percentages is to divide the 4K bytes per minute storage requirement by the transfer rate of each device. In general, device active time = 4 / (rate \* 60) \* 100, when expressed as a percentage. Substituting the storage rate defined in the preceeding paragraph yields the values in Table V.

The next to the last set of entries in Table V are power ratings. They were obtained by adding up the power consumed by each IC within a storage device. Individual power ratings were taken from "typical" values reported by the maufacturer. Differences in reporting IC characteristics led to the employment of three different methods for determining the power ratings. Intel explicitly listed typical power consumption figures for each device in the MBM module. Fairchild provided a graph showing typical power dependence on the operating clock pulse width. Finally, Harris listed typical current and voltage characteristics to which the power formula, voltage times current, was applied.

The standby power values of Table V are calculated with all IC's in an inactive state. Calculations yield

RAM = 128 \* .25mW = 32mW = .032W (Ref 10:3-97),

CCD = 128 \* 65mW = 8.32W (Ref 7:6), and

MBM = 8 \* .29W = 2.32W + 8 \* .225W = 1.80W + 8 \* .5W = 4.00W

+ 8 \* .03W = .24W

 $+ 16 * 0.0W = \frac{0.00W}{8.36W}$  (Ref 2:2-8).

Operating power values depend on the conditions set above for transfer rates and numbers of parallel operating IC's. For RAM storage only one IC operates. Since RAM operates at the 120 KHz transfer rate of the NSC800, the HM6564 has a typical current drain of 120KHz \* (40mA / 1MHz), or 4.8mA. At five volts, 4.8mA translates to a power draw of 24 mW, so,

RAM = (127 \* .25mW) + 24mW = .056W (Ref 10:3-97).

Operating at one megahertz an F265 draws 90mW, leading to

CCD = (127 \* 65mW) + 90mW = 8.345W (Ref 7:6).

Finally, multiplexing MBM modules one at a time results in six active IC's, and a power draw of

At this point an observation relative to power ratings is useful. The observation is that secondary storage is not used frequently enough for the active power ratings to be a useful comparison parameter. The largest and longest operating power consumer, MBM, illustrates this point. The MBM operates at 8.36W, 99.87 percent of the time, and at 11.27W the rest of the time. So, overall, the MBM dissipates

(99.87 \* 8.36W) + (0.13 \* 11.27W) = 8.364W.

This calculation shows that active power contributes on the order of only a few milli-watts to overall power consumption. Likewise, the other active power ratings of Table V do not

significantly affect overall power consumption. Consequently, the active power values of Table V are ignored in the following analysis.

CCD, MBM, and RAM were chosen for analysis as secondary storage devices because they satisfied both solid-state and microprocessor controlled requirements. In addition, all three can be operated on batteries. The lithium battery pack proposed by Hill (Ref 11:84) is capable of powering both the MBM and RAM devices. With a slight modification to include a -5V supply the Hill pack could also power the CCD's.

Comparing the three storage devices relative to the unobstructive requirement, forces RAM's to be dropped from further consideration. As seen in Table V, RAM's consume 5.6 times the area of either MBM's or CCD's. Allowing for reduced power requirements and using Hill's proposed power pack, the area factor is still RAM = 4.4 \* MBM. This is deduced from the extreme assumption that the 3 x 2 x 5 inch power pack can be eliminated to allow space for four 3 x 5 inch RAM boards. Since a RAM storage device would increase the size of the IR much more than the other devices, it will not be used as secondary IR memory.

The only significant difference between the MBM and CCD devices as they relate to IR applications is their volatility. This difference is important when considered with the battery operated requirement and the power consumption characteristics of the devices. To minimize battery requirements a maximum operating time must be

designed into the IR. This time must be longer for the volatile CCD's, since the IR must stay powered up until the collected data can be dumped to a more permanent device. On the other hand, MBM storage saves the data even after power is removed. Consequently, the IR power supply can be designed to operate only during the data acquisition task. Because of its non-volatile nature, MBM is chosen over the CCD as IR secondary memory.

In conclusion, the MBM system is chosen as secondary storage for the new IR. RAM is eliminated because it is much bulkier than MBM. CCD is not used because it is volatile and requires a power source even after a data acquisition task is complete.

Program Memory. From the beginning of the requirements definition it has been assumed that program memory should be non-volatile. Basically, there are two reasons for having a non-volatile program memory. One is system flexibility. This offers the advantages of being able to program the IR long before a mission and to use the same program for several missions without reprogramming after battery changes. Another reason is that non-volitility increases IR reliability. Volatile memories are susceptible to change during a mission, destroying program execution. In addition, a non-volatile set of chips need only be programmed once for a particularly popular mission and they can be used for years without reprogramming. Every time a memory is reprogrammed, there is potential for introduction of errors. So, given

that program memory will be non-volatile, the types to be considered in this analysis are: ROM, PROM, EPROM, and EEPROM.

ROM and PROM are not suitable for IR program storage. They are rejected because they can be programmed only once and changes can not be made. This permanence feature is undesirable since the capability for program changes is inherent in the room-for-expansion criterion. Since non-volatile memories exist that can be reprogrammed, there is no need for further consideration of ROM's and PROM's.

Two common types of non-volatile, reprogrammable memories are EPROM and EEPROM. Basically they differ in the way they are erased. EPROM's generally require UV light, while EEPROM's are erased electrically. Both types come in CMOS, with 1K byte EEPROM's having the largest currently available capacity; although, industry rumors are that National Semiconductor will soon market the 27Cl6, a 2K byte EPROM (Ref 29:96).

Due mainly to the larger capacity of the EEPROM, it will be used in the new IR. The EEPROM of choice is the Hughes Aircraft HNVM3008, since it is the only 1K byte EEPROM that is commercially available.

<u>Data Acquisition Ports</u>. An analog interface to the physiological sensors was previously analyzed in the Moore thesis. Based on four requirements:

- 1. 12 channel input, minimum,
- 2. 144 conversions per second, minimum,
- 3. conversion error of less than 1 percent, and
- 4. low power consumption,

Moore chose the National Semiconductor ADCO817CC, a 16 channel monolithic A/D converter (Ref 21:10).

Since Moore's thesis was published, user requirements have changed slightly. New requirements are for 16 input channels and a 122 samples per second conversion rate. Both of these desired characteristics are supported by the ADCO817. So, for the reasons initially chosen by Moore, and as tempered by new requirements, the ADCO817 is used for the analog data acquisition ports of the new IR.

Buffer Memory. Buffer memory is used primarily as an area where physiological data is collected and preprocessed before being transferred to secondary memory. This activity implies the need for a read/write memory, or RAM. In the following analysis, the three IR characteristics of - battery operated, unobtrusive size, and 16 sensors - drive RAM selection.

As derived earlier, the battery operated and unobstructive characteristics imply the need to minimize power consumption. A table of RAM characteristics, provided for Hitachi memories, indicates that CMOS static RAM's have low power consumption relative to other types of RAM (Ref 14:4). Even dynamic RAM, which characteristically draws less

power than static RAM's (Ref 9:123), draws more power than Hitachi's CMOS RAM. Using RAM from another manufacturer for comparison verifies this relationship. As an example, the Intel 2117 dynamic RAM consumes 462 mW when operating and 20 mW in standby (Ref 4:1-26). By comparison, the Hitachi HM6116LP draws 300 mW operating and .5 mW standby (Ref 14:72). So, to minimize power consumption, buffer memory should be CMOS static RAM.

The third characteristic, the need for 16 sensors, provides a basis for estimating RAM size. Using projections made by Moore, there should be enough RAM to store 25 blocks of data. This allows buffer space for one and a half times the 16 data channels, leaving one block for program scratchpad memory. The eight additional data blocks are used to start new buffers once old ones are full and awaiting output to secondary storage (Ref 14:20-2).

The choice of MBM as secondary storage sets the buffer block size to 64 bytes. In its minimum power consuming configuration with error correction enabled, MBM transfers data in 512 bit (64 byte) blocks (Ref 2:2-8,3-6). Combined with the need for 25 data blocks, buffer memory should be a minimum of 25 \* 64 = 1600 bytes, or effectively 2K bytes.

Several manufacturers offer 2K byte, CMOS, static RAM's. Of them, Hitachi offers the most flexible line of chips (Ref 13:2813). That is, they offer a wide range of power drains and access times (Ref 14:66-75). The lowest power consuming model offered is the HM6116LP and is chosen for IR RAM.




Figure 2. The Proposed New IR.

# Conclusions

Component choices made in the above analyses contribute to a more definitive IR architecture than that outlined in Figure 1. Figure 2 is a PMS diagram showing the chip level components for the new IR. Having defined components for the

new IR, the next step is to build a prototype to prove the proposed design meets user requirements. The next chapter describes the IC level hardware architecture of the new IR prototype.

# III Prototype Construction

The proposed new IR, diagrammed in Figure 2, is an architecture for satisfying the required and desired characteristics outlined in Chapter II. The prototype IR described in this chapter provides a tool for determining how well the proposed architecture functions. Tests run with the prototype provide information for tailoring the proposed IR before final circuit boards are produced.

The IR prototype implements the architecture of Figure 2 with two minor but important changes. One is that RAM is increased to 8K bytes. This allows space for investigating effects of buffering data in blocks larger than 64 bytes, the minimum required by the MBM. The other change is that only one MBM module is implemented. The original purchase of Intel Bubble Prototyping Kits (BPK-72) allows two separate 128K byte storage units to be built. To obtain a 256K byte memory, either an Intel iSBC 254 board must be purchased, or an interface must be designed to combine the BPK-72 boards. Because of time constraints neither option was pursued.

The schematic diagrams used for discussing the components of the IR in this chapter are the same ones used to build the IR prototype. While the diagrams are scattered throughout this chapter, they are combined into one five page figure in Appendix A.

### Operating Voltage

The prototype IR requires +5V, +12V, and -12V for proper operation. The +12V supply is required by both the MBM and A/D Converter peripherals. The -12V supply is used only by the A/D Converter peripherals (Refs 2:2-8; 10). Other parts of the system use +5V.

The main processor and its support IC's are fabricated with P2CMOS technology. While P2CMOS chips operate over a voltage range of +3V to +12V (Ref 24:4-6), they are biased at +5V in the IR. There are three reasons for choosing a +5V power supply. One is that at +5V the NSC800 operates at 2.5 MHz, as analyzed in Chapter II. Another reason for choosing a +5V power supply is to keep power consumption low, since power dissipated by a CMOS gate is directly proportional to its operating voltage (Refs 3:6-5; 9:32-33; 18:585). The third reason involves interfacing the various chips within the IR. Both the Bubble Memory Controller (BMC) and the EEPROM must operate at +5V (Refs 2:2-8; 12). While voltage translation circuitry could be used between components of the IR, interfacing is simplified and chip count is reduced if all components operate at a single voltage.

#### IC Technology Mix

All IR circuitry, except for the MBM, is constructed with CMOS derivative IC'S. The MBM peripheral was built using customized circuits provided by the manufacturer. Intel provides a BMC for interfacing the MBM to various

TABLE VI

IC Family Voltage Characteristics
(Refs 24:A-4; 15:12; 3:1-185)

Voltage Type	P 2 C M O S	CMOS	нмоѕ
Logical O Input (max)	1.5	1.5	. 8
Logical   Input (min)	3.5	3.5	2.0
Logical O Output (max)	. 4	. 4	. 4
Logical 1 Output (min)	4.5	4.6	2.4

CPU's. The technolgy used to fabricate the BMC is Intel's High-performance MOS (HMOS). Connecting HMOS to CMOS is straight forward but requires some precautions.

HMOS is a NMOS derivative technology (Ref 9:30). Its direct current voltage characteristics are summarized in Table VI along with characteristics for P2CMOS and CMOS. The devices used to obtain the ratings in Table VI are the NSC800, the ADC0817, and the Intel 7220. As seen in Table VI, the three technologies are directly compatable at the logic 0 level. That is, the voltage level output by any one technology is below the input threshold of the others. However, potential problems arise at the logic 1 level. While both CMOS technologies have output voltages above the input threshold of HMOS, the opposite is not true. An HMOS output of 2.4V is not guaranteed to be recognized as a high input to either P2CMOS or CMOS. So, in cases where HMOS provides input by either P2CMOS or CMOS, a pull up resistor

with a value in the neighborhood of 10K ohms should be included in the circuit (Ref 3:6-8; 8:42). Pull up resistors used in the IR are 10K ohms.

# Board Layout

The IR prototype exists on a wirewrap card. Figure 3 is a map that shows the major component parts of the IR as they appear on the card. To aide in tracing system bugs, the wiring used in the IR is color coded. The code used is:

Red - +5V,
Black - Ground,
Blue - Data Bus,
Yellow - Address (7 - 0) Bus
Orange - Address (15 - 8) Bus
Green - Control Bus
White - Other




Figure 3. Major Component Map of IR Prototype.

#### Bus Structure

The three system busses of the IR carry data, address, and control information. These three busses intersect at the CPU. To keep them operating at their full rated speed, connection of devices to the busses must be scrutinized.

Since CMOS has a high input impedence, it draws only leakage current while it is in a steady state. Consequently, fan-out for CMOS to CMOS interfaces is typically 50 devices (Ref 18:67-8). However, circuit capacitance puts a practical limit on the number of devices that a CMOS gate can drive. CMOS gate inputs add capacitive loads to circuits. As the number of inputs increase, so does the time that it takes to charge the additional capacitance. The result is increased propagation delays between the output and input of gates (Ref 3:6-4-6-7,6-17).

The drive capacity for the NSC800 family of chips is rated at 100 pico-farads (Ref 24). Since input capacitance specifications are not available for many of the IC's used in the IR, each input is assumed to add a 15 pico-farad load to the circuit (Ref 3:6-17). This assumption limits the fan-out of CMOS gates used in the IR to six, leaving a small margin for error. In all but one case, fan-out is less than or equal to six within the IR. The connection of eight EEPROM's to system bus buffers violates the limit. However, that portion of the IR works consistently and is a logical block to which no hardware additions are anticipated.

TABLE VII

IR Bus Connector Definition

Pin	Signal	Pin	Signal
Number	Function	Number	Function
1	+5 V	50	Open
2	GND	49	so
3	+12V	48	CLK
4	Data O	47	PowerSave*
5	Data 1	46	Data 4
6	Data 2	45	Data 5
7	Data 3	44	Data 6
8	WR*	43	Data 7
9	Addr O	42	kD*
10	Addr l	41	Addr 4
11	Addr 2	40	Addr 5
12	Addr 3	39	Addr 6
13	XWAIT*	38	Addr 7
14	Addr 8	37	IO/M*
15	Addr 9	36	Addr 12
16	Addr 10	35	Addr 13
17	Addr 11	34	Addr 14
18	ResetIn*	33	Addr 15
19	BREQ*	3 2	ResetOut
20	NMI *	31	BACK*
21	RSTB*	30	RSTA*
22	INTR*	29	RSTC*
23	INTA*	28	Open
24	<b>S</b> 1	27	GND
25	-12 V	26	+5 V

A 50 pin connector is provided with the IR prototype so that external devices can easily be added. Table VII defines the pin-out for the connector. Restricting the bus to 50 pins resulted from the availability of connectors during late phases of the project. While more control lines could be defined for a more general bus, the 50 pin bus is sufficient

for most applications, including the Recorder Debugging Tool (see Appendix D) interface.

The reason for providing a connection to the IR bus structure is so that development and debugging circuits can easily be added. When adding such circuits, a designer must be aware that the connector is not buffered and every gate interfaced through the connector loads the CPU. Therefore, it is recommended that, at a minimum, every pin used as an input by an external device be buffered by a CMOS gate. This presents only a single CMOS load to the CPU. Because of the conservative loading design of the IR, adding single CMOS loads should not effect IR operation.

#### CPU

The CPU for the IR prototype consists of the NSC800 and its clock, reset, wait state, and bus demultiplexing circuitry. Figure 4 is a schematic showing how these circuits are integrated to form the CPU. This schematic is referenced throughout the discussion of CPU components.

System Clock. Operating at +5V, the microprocessor used in the prototype has a maximum rated speed of 2.5 MHz. This operating frequency is controlled by an external timing circuit which must be twice as fast. The NSC800 contains an on-chip oscillator which divides the external timing signals to produce a square wave clock signal. This clock is the basis for machine cycle timing within the NSC800. The circuit used to produce the 5MHz external clock is one suggested in the NSC800 Microprocessor Family Handbook. It




Figure 4. CPU

consists of a 5 MHz crystal, a one mega-ohm resistor and two 4.7 pico-farad capacitors (Ref 24:4-8 - 4-9, A-10).

System Reset. Another circuit mentioned in the NSC800 Handbook is one to provide orderly power-up for the system. Since the NSC800 has an on-chip Schmitt trigger, the manufacturer claims that a simple Resistor-Capacitor network, connected to RESET-IN\*, provides a proper power-up reset function. Following manufacturer directions, repeated experimentation with various combinations of resistors and capacitors could not produce a clean power-up sequence.

As the IR powered up, the NSC800 reset many times. These multiple resets were observed by monitoring portions of the data, address, and control busses with a logic analyzer. Two phenomena indicated that the NSC800 had an unstable period while it was resetting. One was that RESET-OUT toggled randomly as system power approached +5V. The other was that instruction execution began at location 0000H each time RESET-OUT went low, with various numbers of machine cycles being completed before RESET-OUT returned high. Once RESET-OUT stabalized at OV, the processor operated predictably.

To correct the reset problem a Schmitt trigger was added to the reset circuit between the Resistor-Capacitor network and the RESET-IN\* pin of the NSC800. The Schmitt trigger circuit consists of two inverters and a feedback network. The circuit used in the IR was adapted from one described in

Douglas Hall's book (Ref 9:35-6). After the external Schmitt trigger was added, the NSC800 reset properly.

Wait State Generator. Another component of the CPU is the wait state generator. Wait states must be added to memory read cycles whenever program memory is accessed. Accesss time for the HNVM 3008's is slow enough to require one extra machine cycle for transferring data to the NSC800. In addition to generating wait states for EEPROM accesses, the wait state generator must also insure that machine cycles are not added when other memory, or any peripheral, is addressed. The last function supported by the wait state generator is to gate wait state requests from external devices, such as the Recorder Debugging Tool, to the NSC800.

An inverter, a pull-up resistor, and the two data flip-flops (FF) of IC number C4 form the wait state generator. Basically their function is to hold the WAIT\* pin of the NSC800 high until a wait state is required. Two conditions are sufficient requirements for generating wait states. One is when the XWAIT\* pin of the IR bus is pulled low by an external device. When this happens, the FF controlling WAIT\* is cleared and multiple wait states are generated until XWAIT\* returns high. The other condition for generating wait states is when a EEPROM address is accessed. During these times only one wait state is necessary. To add one wait state, the WAIT\* pin of the NSC800 must be pulled low for one machine cycle following the latching (ALE = 1) of a EEPROM address.




Figure 5. Wait State Generator

Generation of a single wait state is explained using Figure 5, a more explicit drawing than that of Figure 4. The wait state generator works by passing the current value at the "D" input of the left FF to the "Q" output of the right one. Consequently, when a peripheral is addressed, WAIT\* = IO/M\* = 1 and no wait states are generated. When memory is addressed, a zero passes from the left to the right FF. But, if the memory access is to RAM, the right FF is preset by RAM\* before WAIT\* = 0 is recognized by the NSC800; and again no wait states are generated. If EEPROM is addressed, RAM\* = 1, WAIT\* = 0, and the NSC800 adds an extra machine cycle to its memory access operation.

To keep from adding more than one wait state, WAIT\* has one clock cycle in which to reset. This cycle is between the falling edges of the system clock one cycle before the added

wait state and during the wait state (Ref 24:8-8). To complete this reset within the allotted time, the left FF is immediately preset whenever WAIT\* becomes zero. The resulting high later passes to the right FF and the rising edge of the next NSC800 clock pulse. Under this scenario WAIT\* is held low long enough to add only one machine cycle to EEPROM access operations.

Bus Demultiplexer. The low order byte of the address bus is multiplexed with the data bus in the NSC800. The two are separated by a widely used circuit employing an 82PC12, eight bit I/O Port (Refs 4:6-56; 24:8-4 - 8-6). During the first machine cycle of a memory or peripheral access, an address appears on the multiplexed bus. Before the cycle completes, an ALE pulse causes the address to latch into the 82PC12. Following this latching sequence, the multiplexed bus is dedicated to use as the data bus.

One other function performed by the 82PC12 is to place the low order portion of the address bus in a tri-state mode whenever BACK\* = 0. This feature is intended for systems which employ direct memory accessing. While the IR prototype does not currently employ direct memory accessing internally, the capability is used by an external device - the Recorder Debugging Tool. Connecting BACK\* to the 82PC12 is transparent to normal IR operation and could be removed. But, the connection is important for debugging purposes, so it remains.




Figure 6. EEPROM.

### Primary Memory

Primary memory is split between EEPROM and RAM. The 8K EEPROM space is used as program storage and occupies the address space from 0000H to 1FFFH. RAM is provided for use as buffer storage between the A/D converter and the MBM peripheral. It occupies addresses 2000H through 3FFFH.

The two types of primary memory are physically separate components within the IR prototype. With the exception of one RD\* line, signals from each component are interfaced to the CPU through their own set of buffers. The RD\* line is shared between EEPROM and RAM only to reduce fan-out of the line from the CPU. EEPROM requires nine RD\* connections. With the fan-out limit of six, EEPROM needs two buffered RD\* lines. Since EEPROM does not use all 12 of the available loads, one is connected to RAM. This connection deletes the requirement for RAM to load the CPU's heavily used RD\* line.

In addition to their physical separation, EEPROM and RAM are logically separated by their addresses. That is, address bit 13 (A13) determines which primary memory component is enabled. When A13 is zero, EEPROM is accessed; and when it is one, RAM is accessed. While A13 determines which primary memory component is enabled, the IO/M\* and RFSH\* control signals determine when they are enabled. All three signals are combined by the logic in the lower left corner of Figure 6 to provide proper enable pulses. Basically, the logic will output an active low memory enable signal whenever the CPU wishes to access memory (IO/M\* = 0) during times other than

refresh cycles (RFSH\* = 1). The inverse of this memory enable allows Al3 and its complement to pass through NAND gates and choose the primary memory component to be accessed.

IR hardware does not contain logic to protect software from attempts to address memory locations above 3FFFH. While the NSC800 is capable of addressing 64K bytes of memory, EEPROM and RAM occupy only the low order 16K bytes. So, any IR memory location can be addressed using only 14 bits. Address decoding logic ignores the remaining two address bits, truncating A14 and A15 from addresses greater than 3FFFH. It is the software designer's responsibility to insure that programs limit their accesses to the available 0000H to 3FFFH address space.

<u>Program Memory.</u> With the exception of the logic gates described above and IC number R20, Figure 6 shows the EEPROM component of the primary memory. P10, P11, and P12 are buffers; P19 is an address decoder; and P30 through P37 are EEPROM's.

P10 and P11 are only enabled when a EEPROM address is accessed. Since one of the RD\* control lines is shared with RAM, P12 is enabled whenever either memory component is accessed. Direction control on P11 and P12 is hardwired to pass information from the CPU to memory. RD\* supplies direction control for the data bus buffer, P10. Even though the current IR design does not support writing to the EEPROM's, direction control for the data bus buffer can not




FIGURE 7. Conventional HNVM3008 Interface

be hardwired. Doing so causes bus contention problems with the CPU.

Bus contention stems from the multiplexed nature of the data bus. The EEPROM data bus buffer is enabled whenever A13 = 0, I0/M\* = 0 and RFSH\* = 1. These conditions are true at the beginning of each instruction cycle which accesses EEPROM. However, during the first part of the cycle the multiplexed bus contains a valid address. Hardwiring the direction control would cause interference during this portion of an instruction cycle. So, EEPROM is only granted control of the data bus while RD\* is low.

HNVM3008's are used for storage in the EEPROM portion of primary memory. The way they are interfaced to the CPU is unconventional by manufacturer standards. The manufacturer's pin-out descriptions of the HNVM3008 leads to the design shown in Figure 7.

A more optimum design is used in the IR. A comparison of Figures 6 and 7 show the differences between the two. One difference is that the IR design does not use the HNVM3008's on-chip address latch to demultiplex the address/data bus. Instead, the separated data and address busses, provided by the CPU, are used. This reduces the number of loads on the address/data bus by one half. Consequently, the demultiplexed address bus is used to replace one of the address/data bus loads on the CPU. This trade off is desirable since the fan-out from the CPU is greater for the address/data bus that for the demultiplexed address bus.

Another benefit of the customized interface for the HNVM3008's is that chip select (CS) pulses from the address decoding logic do not have to be inverted. This reduces chip count in the IR by at least one, and possibly two. Another, although minor, benefit of the IR configuration is that one less control signal is required. That is, the ALE signal is not used by program memory.

Buffer Memory. The buffer memory component of primary memory consists of the circuit diagrammed in Figure 8, along with IC number R20 of Figure 6. In Figure 8, R13 through R15 provide full buffering of lines connected to the CPU. Memory itself consists of four 2K byte static RAM's. Consequently, four CS\* signals and an 11 bit address are sufficient for addressing any byte within buffer memory. The four CS\* signals are generated by a three-to-eight line decoder, since smaller decoders are not available in P2CMOS. IR production




Figure 8. RAM

designs may find it beneficial to change to a two-to-four line decoder fabricated in another CMOS technology.

#### Peripheral Devices

IR peripheral devices are shown in the schematics of Figure 9 and 10. Accessing of peripherals is done using I/O mapped addressing. During I/O operations, the address of the selected peripheral appears on both the low and high order bytes of the address bus (Ref 24:A-9). This duplication of the peripheral address allows use of the high order byte for selecting specific I/O ports, and minimizes loading of the heavily used address/data bus.

With the exception of BBH, peripheral addresses are broken down into a 3 bit channel address and a five bit port address. The channel address is essentially an encoded chip select for enabling one of the three chips that contain addressable ports and registers. The NSC810 is the pripheral chip with the most addressable entities, requiring five bits to access all of them. Hence, five bits are used to address any port on a specified channel. I/O address BBH is internally reserved by the NSC800 as an interrupt control register (Ref 24:A-17).

Bits Al5, Al4, and Al3 carry the I/O channel address. U25 decodes these address bits into chip selects. The timers and I/O ports are attached to channel 1 - Al5, Al4, Al3 = 001. Channel 2, OlO, contains the A/D Converter and channel 4, 100, contains the MBM. These channel addresses are listed along with their associated port addresses in Table VIII.

Table VIII

I/O Port Mapping
(Refs 2:3-1 - 3-3;
3:1-189; 24:A-32)

Binary Addres	, is		Function
0010 00	100	t/W	Port A
0010 00		•	Port B
0010 00			Port C
0010 01			Port A Data Direction Reg.
0010 01			Port B Data Direction Reg.
0010 01			Port C Data Direction Reg.
0010 01			Port A Mode Definition Reg.
0010 10			Port A - Bit Clear
0010 10			Port B - Bit Clear
0010 10			Port C - Bit Clear
0010 11			Port A - Bit Set
0010 11			Port B - Bit Set
0010 11		W	Port C - Bit Set
0011 00			Timer O (LSB)
0011 00			Timer O (MSB)
0011 00		•	Timer 1 (LSB)
0011 00		•	Timer 1 (MSB)
0011 01			Stop Timer 0
0011 01			Start Timer 0
0011 01			Stop Timer 1
0011 01			Start Timer 1
0011 10			Timer O Mode
0011 10		R/W	Timer 1 Mode
0011 10	,,,,	C/ H	11461 1 11066
010X 00	000	R	A/D Converter Port 0
010X .		R	
010X			A/D Converter Port .
010X		R	•
010X 11			A/D Converter Port 15
V. U			,
100X XX	XXO F	R/W	MBM Data Port
100X XX	CX 1	R	MBM Status Register
100X XX	XX1	W	MBM Command Register
			<del>-</del>
1011 10	011	W	Interrupt Control Register

X's appear in the table where address bits are ignored for a particular channel. A/D converter port assignments correspond to the low order four bits of the peripheral address and are compressed in the table. Note that port 100% XXXI has two different definitions, depending on whether data is being read or written.

<u>Timers</u>. The IR prototype uses both of the timers contained on the NSC810. Timer 0 is wired for generation of fixed interval interrupts, while Timer 1 provides a clock for the A/D converter.

The CPU provides a clock input frequency of 2.5 MHz to both timers. This input frequency exceeds the maximum for proper timer operation. Therefore, clock inputs must be prescaled. The NSC810 allows for independent scaling of clock inputs to both counters. Scaling factors for Timer 0 are 1, 2, and 64. Those for Timer 1 are 1 and 2. Since maximum timer input frequency is 2 MHz, a scaling factor of at least two allows for proper operation of the timers (Ref 24:A-27,A-36). Chapter IV describes how software controls operation of the timers.

Output from Timer 0 is connected to the RSTA\* interrupt pin of the CPU. To provide interrupts that meet hardware design objectives (see <u>Interrupt Structure</u>), Timer 0 must be programmed as an accumulative timer. In this mode, output from the timer is activated at fixed intervals. The length of these intervals range from 800 nanoseconds to 1.7 seconds. This range supports the design requirement for an 8.3




Figure 9. I/O Ports, Timers, and A/D Converter

millisecond sample interval. It also allows a wide time range for changing sensor sampling rates.

Timer 1 is used in its square wave generator mode to provide the clock input for the A/D converter peripheral. Valid input frequencies for the ADCO817 range from 10 KHz to 1200 KHz, with manufacturer specifications being computed at 640 KHz (Ref 3:1-186 - 1-187). In its square wave mode, with a prescaled clock input of two, Timer 1 can provide a range of output frequencies from 1250 KHz down to 19 Hz. Note, however, that the distribution of frequencies is not uniform throughout the range. Valid frequencies are clustered more heavily towards the low end. The sequence of valid Timer 1 output frequencies follow the pattern:

```
1250K / 1 = 1250 KHz,

1250K / 2 = 625 KHz,

1250K / 3 = 416.5 KHz,

1250K / 65,536 = 19 Hz.
```

General I/O. In addition to the two timers described above, the NSC810 provides two general purpose I/O ports for the IR prototype. Each port is eight bits long and can be addressed at the bit level. In addition, the direction of data flow, in or out, is selectable for each bit. Therefore, one port can carry both input and output at the same time. Another feature of the NSC810 is that Port A is capable of strobed I/O. This allows handshaking between the IR and an external CPU for such functions as dumping data from the IR to a database, or for programming EEPROM's without removing them from the IR. (Ref 24:A-31 - A-33)

The general purpose I/O ports have not been hardwired to take advantage of any particular capability of the NSC810. The ports were wirewrapped only far enough to verify that they communicate properly with the CPU. Configuring the ports is best handled in parallel with software development.

A/D Converter. The fact that the NSC810 has an 8085 hardware architecture simplified interfacing of the A/D converter. National Semiconductor's CMOS Databook contains a schematic for interfacing the ADC0817 to an 8085 microprocessor (Ref 3:1-193). Construction of the A/D Converter peripheral followed National Semiconductor's proposal. Still, clarification of a few of the connections is appropriate.

The ADC0817 uses the low order four bits of the peripheral address to select the sensor channel to be converted. To minimize bus loading on the multiplexed data/address bus, the channel select is obtained from bits 8 through 11 of the address bus.

Two factors determine the voltages to be used as references in the A/D Converter. One is the bias voltage of the ADCO817, and the other is the output voltage range of the analog sensors (Ref 3:1-191). Since the bias voltages are ground and +5V, and since the analog sensors are conditioned for OV to 5V outputs, reference voltages for the ADCO817 are OV and +5V. The low reference is obtained by a direct connection to ground. Capitalizing on the fact that output from a CMOS gate comes very close to the bias voltage of the

chip, the high voltage is obtained from the output of an inverter.

Using the output of an inverter proved adequate for showing that the ADCO817 worked properly. An oscilloscope trace of the inverter output showed a constant 5V signal being coupled with 0.1V of noise. Assuming that the 0.1 / 256 = .4 millivolt error introduced by the noisy reference is acceptable, use of the inverter as a positive reference is adequate for the IR prototype. However, using inverter references in a flyable IR is risky, as it depends on at least two variables. One is that output from an inverter gate is not guaranteed to equal the chip supply volatge. Another is that the supply voltage in a flyable IR may degrade with prolonged use of the batteries, resulting in a decreased reference voltage. If allowances are not made for these two variables in the flyable IR, then the voltage reference circuit must be redesigned.

The end of conversion signal generated by the ADCO817 provides a conversion complete interrupt to the CPU. A peculiarity exists in this structure. That is, the end of conversion signal remains active until another conversion is started. So, the conversion complete interrupt can not be reset between sampling tasks without additional hardware. Using a data FF to buffer the interrupt, the end of conversion signal could pass to the CPU and be reset whenever the converted data was read. While this method of controlling the interrupt is simple, it requires an

additional chip. In keeping with the minimized bulk requirement of the IR, a hardware solution is abandoned in favor of software. Chapter IV discusses the software solution to the conversion complete interrupt problem.

MBM. The schematic for the MBM peripheral appears in Figure 10. Interface of the peripheral is simplified by the fact that all data transfers take place through the BMC. The hardware architecture of the BMC for interfacing microprocessors looks similar to that of many peripherals. That is, interfacing the BMC to a processor requires connection of the data bus, address bus, read and write strobes, chip select, and system reset. Additional pins are provided for interrupt and direct memory access processing.

As mentioned previously, the BMC is an HMOS IC. Consequently, two precautions are taken to insure accurate communications with the P2CMOS CPU. One is that 10K ohm pull up resistors are used at connections where HMOS provides input to P2CMOS. The other is that P2CMOS outputs are loaded with only one HMOS input.

The MBM is wired to take advantage of the interrupt processing capability of the BMC. Active high signals for buffer half full and operation complete are fed through buffers to the RSTA\* and INTR\* pins of the NSC800. The need for these interrupts is explained in the next section of this chapter.

In addition to the signals mentioned above for interfacing the BMC to the CPU, the MBM requires a 4 MHz




Figure 10. MBM

clock having a 50 percent duty cycle. The circuit appearing below U16 in Figure 10 is a crystal controlled oscillator for providing the required clock. The circuit is an adaptation of the one used for the NSC800 clock input. U17 provides buffering to produce a constant load on oscillator output. The oscillator with buffering provides a stable clock.

The MBM and drive circuitry is not shown in Figure 10. Instead, only the connections that must be made from the BMC to the MBM board are shown, The MBM is mounted on a BPK-72 printed circuit board, which has previously been tested using the MBM Interactive Development System. Design of the MBM peripheral for the IR prototype involved removing the BMC from the BPK-72 and placing it with the other components of the IR. A cable connects the MBM to the BMC for completing communications within the MBM peripheral. Additional connections, not shown in Figure 10, carry power to the BPK-72.

### Interrupt Structure

IR prototype design implements a hierarchy of interrupts. Basically, there are two reasons why the IR needs an interrupt capability. One is that it allows data samples to be started at fixed, known intervals. Another reason is that interrupts allow software tasks to run concurrently. That is, several tasks can be initiated before any one completes. Interrupt usage is clarified in following paragraphs where the rationale for specific interrupts are explained.

TABLE IX

IR Interrupt Structure

Interrupt Priority	CPU Signal	Interrupt Function
1	RSTA*	Fixed Interval Generator
2	RSTB*	MBM FIFO Half Full
3	RSTC*	A/D Conversion Complete
4	INTR*	MBM Operation Complete or MBM Error

Five levels of interrupts are provided by the prioritized interrupt request pins of the NSC800. Of the five, only RSTA\*, RSTB\*, RSTC\*, and INTR\* are used. To reduce hardware requirements, the interrupt structure relies on the NSC800's Mode I processing scheme. In Mode I the response to a recognized interrupt is a jump to one of the NSC800's dedicated restart addresses. Other interrupt processing modes require external hardware to generate a restart sequence (Ref 24:4-16 - 4-21,A-15 - A-17). Table XI outlines the interrupt structure used in building the IR prototype.

The interrupt with the highest priority is the one generated by Timer 0 of the NSC810, RAM-I/O-Timer chip. It has the highest priority so that sampling intervals can be precisely defined. As soon as Timer 0 interrupts, software

starts the A/D conversion of the next required sensor. Should other interrupts be allowed to preempt the timer, sampling intervals would have unpredictable lengths. Consequently, the collected data would have an unknown skew from sample to sample.

The interrupt with the second highest priority is the one indicating that the MBM FIFO buffer is only half full. Once an MBM opertion has started, "the user must keep up" with the FIFO data buffer (Ref 2:3-8,3-17). "Keep up" means avoiding FIFO underflow during writes, and overflow during reads. Underflow and overflow problems stem from the fact that the FIFO is only 40 bytes long, whereas, the shortest MBM transfer is 64 bytes. In a system where only one bubble is operating, as projected for the IR in Chapter II, the maximum transfer rate is 50K bytes per second (Ref 2:3-5). This translates to one byte every 20 microseconds. During an MBM write which begins by filling the FIFO, the half full interrupt activates whenever 22 bytes are empty (Ref 2:3-8). This allows approximately 360 microseconds (18 x 20) before an underflow occurs. Similarly, during a read operation the half full interrupt indicates that 22 bytes are available for input (Ref 2:3-8), allowing 360 microseconds before a FIFO overflow. In either case there is a time margin available for servicing MBM FIFO half full interrupts.

Priority level 3 interrupts are less time critical than the interrupts of higher priority. With projections derived from Chapter II, the IR prototype has approximately 8.1

milliseconds in which to service A/D conversion complete interrupts. At 122 samples per second, there are 8.3 milliseconds between the starts of samples. Allowing for the typical conversion time of 100 microseconds (Ref 3:1-187), there are 8.2 - .1 = 8.1 milliseconds between the time that an interrupt occurs and the time that the next sample must be initiated.

The interrupt with the lowest priority is the one indicating that an MBM operation has either completed normally or with an error. Both interrupts originate from the same MBM pin. BMC status tells which event caused the interrupt. During normal operation, servicing of these interrupts is not critical.

### Conclusion

This chapter has described the theoretical and practical considerations involved in constructing the IR prototype. Details of hardware construction for each component were highlighted. The next chapter details software techniques for driving this newly constructed IR prototype.

## IV <u>Hardware Verification Program</u>

This chapter describes software used to verify the design and construction of the IR prototype. The program used to exercise the IR prototype is called IRTST. It is located at the end of the chapter, in Figure 11. Throughout this chapter, software descriptions are made with reference to IRTST.

Verification of design and construction involves exercising at least one capability of each component in the system. While IRTST is not a comprehensive test of every capability, it does show that the system components are interfaced properly. In addition, it provides a basis for understanding how the components operate. Reference material is available in Appendix E for expanding this basis and for tailoring the components to meet future prototype software requirements.

In general the flow of execution through IRTST is:

- 1. initialize the components,
- fill a buffer with information obtained alternately from an input port and the A/D Converter,
- 3. dump the filled buffer to the BMC FIFO,
- 4. read the BMC FIFO, and
- compare the input and output of the BMC FIFO.

The operations of step 2 are accomplished under interrupt control. Every time a byte of information is moved to the buffer, it is displayed on an output port and the system is

halted for about a second. Timer interrupts restart the system from its halted state.

Throughout program execution, values for indicating program status are written to an output port. A monitor on the output port reveals the following sequence:

- 1. FF system reset,
- 2. Al this value was hardwired on the input port for the test,
- 3. XX byte obtained from analog sensor #7,
- 4. ... subsequence 2 and 3 are repeated 40 times (the size of the BMC FIFO),
- 5. 55 constant output for 3 seconds to indicate that the BMC FIFO has been written and is about to be read,
- D0 successful completion, or
   FF FIFO write and read do not match.

Monitoring this sequence helps to verify that the program is executing properly and that IR components are functioning as expected.

During construction of the IR prototype, programs were written to assist in debugging hardware as it was added to the system. The fact that all of these test programs, including IRTST, executed correctly shows that both the CPU and program memory function properly. The software provided by IRTST verifies operation of the other components.

#### Buffer Memory

The sequence of indicators outlined above shows that RAM functions properly. The main reason for this conclusion is that the code, which produces the outputs in steps 2 and 3, relies on subroutine calls and interrupt servicing. Both of these tasks use a program stack to temporarily store return addresses. If RAM were not working, invalid addresses would

be retrieved from the stack, resulting in unpredictable program behavior.

Another factor for concluding that RAM functions properly involves buffering of data. At address 0164H, an output buffer is dumped to the BMC FIFO. Later, at 0178H, the FIFO is read into a separate input buffer. Then the output and input buffers are compared. The fact that IRTST ends with a DO status reinforces the belief that RAM operates properly.

### Timers

The NSC810 is equipped with two general purpose timers, each having six software selectable modes of operation. Both timers are used in the IR prototype. Output from Timer 1 is the master clock input for the A/D Converter. Timer 0 provides a fixed interval interrupt for the CPU.

Before either timer is used it must be initialized. For Timer O this involves writing a control byte to the Timer Mode Register. For Timer 1, it involves setting the direction of data flow for pins 1, 2, and 5 of the NSC810 in addition to setting the Timer Mode Register (Ref 24:6-7 - 6-12, A-34 - A-38). Code appearing between addresses Oll3H and Ol2DH shows how the timers were initialized for testing the IR prototype.

 $\underline{\text{Timer 1}}$ . The five instructions used to configure and start Timer 1 are all that are needed to provide a clock for the A/D Converter. The first two instructions, at OllFH,

configure the timer as a square wave generator. The next two instructions initialize the generator's output frequency, while the instruction at 0129H starts the generator. The output frequency provided by IRTST is as close as possible to the typical operating frequency of the ADC0817. With the input frequency to the timer being divided in half by the mode setting, and with a timer count value of one, Timer 1 output is 625 KHz. During testing this output was verified with an oscilloscope.

<u>Timer 0.</u> To provide fixed interval interrupts to the CPU, Timer 0 is configured as an Event Counter. The event counter works by generating an active output whenever a user loaded count reaches zero. Timer output is deactivated by reading the count value. (Ref 24:6-8)

The six instructions starting at address Oll3H, initialize Timer 0 in two important ways. One is that they produce an active output every 0.95 (= 2.5 MHz / 64 / 40960) seconds. The other way is that timer output is active when low. The polarity of Timer 0 output is important since it is connected directly to the RSTA\* pin of the NSC800. This connection also forces any IR programs that enable RSTA\* to include interrupt servicing routines.

Once an RSTA\* interrupt is recognized, the NSC800 jumps to location 003CH for its next instruction. At that point IRTST software contains a jump instruction to the Timer 0 interrupt servicing routine, TO\$HNDL. Since the timer interrupt is only being used to awaken the CPU from a halt

state, T0\$HNDL needs only to deactivate Timer 0 output and reenable NSC800 interrupts. Upon exiting T0\$HNDL, control returns to address 019FH, followed by a return to program execution.

The statement - that control passes to 019FH after Timer 0 interrupt processing - is made with confidence. The interrupt frequency is intentionally low to simplify the verification process. All tasks within the IRTST program take much less than 0.95 seconds to execute. Therefore, the CPU is always in a halt state at 019EH before Timer 0 interrupts. Interrupt frequency will be much higher in prototytpe software, possibly causing return addresses to be unpredictable.

# General I/O

As mentioned in Chapter III, wiring of I/O ports was deferred until prototype software requirements are defined. At this time it is impossible to predict the mix of I/O pins required for a flyable IR. Therefore, verifying general I/O operation is restricted to showing that both input and output are available through the NSC810.

While the NSC810 provides 22 pins for general purpose I/O, only 16 are available within the IR. The other six are used for Timer 1 and strobed I/O. The 16 available pins are split between Port A and Port B. However, the bits of each group are individually addressable in any combination of input and output (Ref 24:6-3-6-4, A-31-A-33). This

flexibility is another reason why design of system I/O was postponed.

IRTST does not test every capability of the NSC810 I/O ports. Instead, Port A is initialized for strobed output, and Port B is initialized for input. To verify operation of the output port, a one byte monitor is connected to Port A during testing. An AlH is hardwired to Port B, insuring that input values are known constants.

As with the timers, the I/O ports of the NSC810 must be initialized before they are used. Important tasks during initialization are to set the direction of data flow through each pin of the two ports and to set the type of I/O to be performed by Port A. Type of I/O does not have to be set for Port B since it is capable of only basic parallel I/O. However, Port A has an additional capability for strobed I/O. When strobed I/O is enabled, an additional task of initializing the data direction for the strobe control pins must be done. The instructions between address O1O3H and O111H perform the initialization tasks outlined in this paragraph.

#### A/D Converter

Obtaining data samples from the A/D Converter can be as easy as reading and writing an I/O port. To begin the conversion process, a program selects the desired channel via an output instruction to the proper address. The single instruction at 0147H is an example. The data byte output is irrelevent to the conversion process. At some later time,

when the conversion is complete, the program reads the sample value from the A/D Converter. The instruction at 0301H illustrates reading the sample. However, in a more general case, the input address does not have to match the output address. Since the A/D Converter only has one register in which to hold sampling results, any address read will retrieve the value of the last sample started.

While obtaining sample data is straightforward, coordinating the A/D Converter's interrupts is more challenging. As alluded to in Chapter III, the IR prototype does not contain hardware for clearing conversion complete interrupts. From the time one sampling task is complete to the time that another is started, the conversion complete interrupt remains active. Because the interrupt can not be reset, it must be managed differently from interrupts such as RSTA\* which can.

The conversion complete interrupt is assigned to the RSTC\* pin of the CPU. The method for managing RSTC\* is to keep it disabled within the NSC800 until a sample is requested. This management takes place in three different locations within IRTST. First, during system initialization RSTC\* is disabled. This is accomplished by writing a zero to the RSTC\* bit within the Interrupt Enable Register of the NSC800 (Ref 24:A-17). The module at address Ol2FH shows how the RSTC\* interrupt is disabled while other interrupts are enabled. A second place where RSTC\* is managed is at Ol49H. There the conversion complete interrupt is enabled just after

a sample conversion is requested. The conversion complete interrupt servicing routine, ADC\$HNDL, is the last place where RSTC\* is managed. Again, RSTC\* interrupts are disabled while others are enabled, exactly as was done during system initialization.

In addition to enabling the RSTC\* interrupt at location 0149H, RSTA\* was also enabled. This action is a consequence of the fact that bits within the Interrupt Enable Register can not be individually addressed. Still, RSTA\* is enabled with confidence, knowing that it is always enabled except when it is being serviced. A more complex algorithm for enabling interrupts may be required for the increased interrupt activity in the flyable IR.

### BMC

All requests for MBM I/O pass through the BMC. Because the MBM peripheral does not work, a first step in tracing the malfunction is to verify communications between the CPU and the BMC. One simple test for determining proper communications is to write and read a test pattern using the FIFO registers within the BMC.

The BMC contains many registers, but only a single address line. Therefore, a channel command word must be written to the BMC telling which register is to be accessed (Ref 2:3-1 - 3-3). The two instructions at 0160H illustrate how the BMC is initialized for accessing the FIFO. Once the BMC points to the FIFO, it is available to the system as a

general purpose FIFO (Ref 2:3-8). The instructions at 0164H show how a data buffer is dumped to the FIFO using an NSC800 block I/O command. Similarly, the FIFO is read at 0174H.

# Conclusion

The program illustrated and described in this chapter verifies operation of the major hardware components in the IR prototype. While the MBM is not fully operational, IRTST verifies that proper communications exists between the CPU and the BMC. All other components operate as expected for the set of capabilities exercised by IRTST.

	•280		
0000'	ASEG		
		r - System test i	FOR TR PROTOTYPE
	SAUTHOR: CAPT F		
	DATE: 4 MAR 82		
	SYSTEM: IFPDAS		
			STRATES OPERATION OF THE FOLLOWING
		PONENTS OF THE	
	•		•••••••••
	Š	COMPONENT	S/W EXERCISE
	•		
	3	CPU	- PROGRAM EXECUTION
	;	PROGRAM MEMORY	- PROGRAM STORAGE
	3		- STACK, DATA BUFFER
	<b>;</b>		- FIXED INTERVAL INTERRUPT
	<b>;</b>	INPUT	- READ PORT B
	•		- WRITE TO PORT A
	3		- SAMPLE SENSOR #7
	3	MBM CONTROLLER	- READ & WRITE FIFO
	;		
	•		ETWEEN THE BUBBLE MEMORY CONTROLLER
	; (B)	1C) AND THE MBM :	IS NOT EXERCISED BY THIS PROGRAM
	;********** (	CONSTANTS *****	********************************
	•		
OOBB	IER EQU	OBBH	;I/O PORT FOR INTERRUPT ENABLE REG
000A	IERVAL EQU	OAH	;ENABLE RSTA AND RSTC INTERRUPTS
0.000	ARRAUG SAU	4511	AREAS ALIENTE LANG DE LAMELE SUE

OOBB	IER	EQU	OBBH	;I/O PORT FOR INTERRUPT ENABLE REG
000A	IERVAL	EQU	OAH	ENABLE RSTA AND RSTC INTERRUPTS
0003	STBOUT	EQU	03H	STROBED OUTPUT MODE TO ACTIVE BUS
0000	DDIN	EQU	00Н	INPUT DEFINITION FOR DDR
OOFF	TUODA	EQU	OFFH	COUTPUT DEFINITION FOR DDR
0023	DDCTRL	EQU	23H	DIRECTION DEF FOR PORT C CONTROL
0019	TOMODE	EQU	19H	MODE FOR TIMER 0 - EVENT COUNTER,
				RD/WR ONE BYTE, PRESCALER = 64
00.5D	TIMODE	EQU	6DH	MODE FOR TIMER 1, SQUARE WAVE GEN
				RD/WR TWO BYTES, PRESCALER = 2
0000	TOSCLO	EQU	00H	;LO BYTE COUNT VALUE
00A0	TOSCL1	EQU	0A0H	HI BYTE FOR O
0001	TISCLO	EQU	01H	LO BYTE COUNT VALUE
0000	TISCLI	EQU	СОН	HI BYTE FOR 1
	PAGE			•

Figure 11. IR Prototype Verification Program (page 1 of 7).

```
;*** NSC810 PORT ASSIGNMENTS ***
0020
                               PORTA
                                       EQU
                                               20H
0021
                               PORTB
                                       EQU
                                               21H
0024
                               DDRA
                                       EQU
                                               24H
0025
                                       EQU
                               DDRB
                                               25H
0026
                                       EQU
                               DDRC
                                               26H
0027
                               MDRA
                                       EQU
                                               27H
0030
                               TOLB
                                       EQU
                                               30H
0031
                                       EQU
                               TOHB
                                               31H
0032
                                       EQU
                               TILB
                                               32H
0033
                               T1HB
                                       EQU
                                               33H
0034
                               TOSTOP
                                       EQU
                                               34H
0035
                               TOSTRT
                                       EQU
                                               35H
0036
                               TISTOP
                                       EQU
                                               36H
0037
                               TISTRT
                                       EQU
                                               37H
0038
                               TMRO
                                       EQU
                                               38H
                               TMR1
0039
                                       EQU
                                               39H
                               :*** A/D CONVERTER SENSOR ADDRESSES ***
0040
                               ADCO
                                       EQU
                                               40H
                               ... AND OTHERS ...
0047
                               ADC7
                                       EQU
                                               47H
                               ... AND OTHERS ...
004F
                               ADCF
                                       EQU
                                               4FH
                               *** MBM I/O PORT ASSIGNMENTS
0088
                               BM$DATA EQU
                                               88H
                                                                ;MBM DATA (I/O)
0089
                               BM$CMD EQU
                                               89H
                                                                ; MBM COMMAND (OUT ONLY)
0089
                               BM$STAT EQU
                                               89H
                                                                ; MBM STATUS (IN ONLY)
                               *** REGISTER ADDRESS COUNTER (RAC) ASSIGNMENTS
0000
                               FIFO
                                       EQU
                                               OOH
                                                                ;FIFO I/O REGISTER
                               *** MBM COMMAND CODES
0012
                               BM$RD
                                       EQU
                                               12H
                                                                READ BURBLE DATA
0013
                               BM$WR
                                       EQU
                                               13H
                                                                WRITE BUBBLE DATA
                               : ****** END CONSTANTS ********************************
                              PAGE
```

Figure 11. IR Prototype Verification Program (page 2 of 7).

		;*****	*****	VARIABLES ****	*******
			ORG	2000Н	BEGINNING ADDRESS OF RAM
2000 20 <b>40</b>		STACK	DS EQU	64 \$	;*** DEFINE SYSTEM *** ;*** STACK ***
2040		SAVER:	DS	1	ONE BYTE TEMPORARY SAVE AREA
			ORG	3100H	;(ADDRESS WITHIN ANOTHER RAM)
0028 3100 3128		FIFOUT: FIFOIN:	DS DS	40D 40D 40D	;LENGTH OF FOLLOWING FIFO BUFFERS ;BMC FIFO OUTPUT BUFFER ;BMC FIFO INPUT BUFFER
		;*****	·****	ND VARIABLES ***	***********
0000	C3 0100		ORG JP	0000H Start	START AT BEGINNING ON SYSTEM RESET
002C	C3 0300		ORG JP	002CH ADC\$HNDL	RSTC INTERRUPT ENTRY A/D CONVERTER INTERRUPT
0034	76		ORG HALT	0034H	RSTB INTERRUPT ENTRY NOT YET SUPPORTED
0038	76		ORG HALT	0038H	;INTR INTERRUPT ENTRY ;NOT YET SUPPORTED
003C	C3 0200		ORG JP	003CH TOINT\$HNDL	RSTA INTERRUPT ENTRY
			ORG	0100H	
	2040 2040 0028 3100 3128 0000 0000 002C 0034	2040 2040 0028 3100 3128  0000 C3 0100 002C C3 0300 0034 76 0038 76	2000 2040 STACK  2040 SAVER:  0028 FIFOLN FIFOUT: 3128 FIFOIN: ;************************************	ORG  2000 2040 STACK EQU  2040 SAVER: DS ORG  0028 SI28 FIFDIN EQU FIFOUT: DS FIFOIN: DS FIFOIN: DS  ;***********************************	ORC 2000H  2000

Figure 11. IR Prototype Verification Program (page 3 of 7).

START: LD

0100

31 2040

SP,STACK

; INIT STACK PHTR

# MACRO-80 3.36 17-Mar-80 PAGE 1-4

		;*** SET U	* * * * * * * * * * * * * * P NSC810 I/O PORTS * * * * * * * * *	***
0103	3E FF	LD	/	;*** INIT ALL PORT A ***
0105	D3 24	Ġη.	T (DDRA),A	;*** BITS AS OUTPUT ***
0107	3E 00	LD	A,DDIN	;*** INIT ALL PORT B ***
0109	D3 25	00'	T (DDRB),A	;*** BITS AS INPUT ***
010B	3E 23	LD	A,DDCTRL	:*** INIT DIRECTION OF ***
0100	D3 26	au'		;*** CONTROL BITS ***
010F	3E 03	LD	A,STBOUT	;*** INIT PORT A FOR ***
0111	D3 27	00'	T (MDRA),A	*** STROBED OUTPUT ***
		;*** SET U	* * * * * * * * * * P NSC810 TIMERS ** * * * * * * * * *	*
0113	3E 19	LD	A,TOMODE	*** SET UP TIMER O AS ***
0115	D3 38	טט	T (THRO),A	;*** EVENT COUNTER ***
0117	3E 00	LD	A,TOSCLO	;*** INIT ***
0119	D3 30	0U'	T (TOLB),A	3*** TIMER ***
0118	3E A0	LD		3*** O ***
011D	D3 31	OU	T (TOHB),A	;*** CDUNT ***
011F	3E 6D	LD	A,T1MODE	;*** SET UP TIMER 1 AS ***
0121	D3 39	OU	T (TMR1),A	;*** SQUARE WAVE GEN ***
0123	3E 01	LD	A,T1SCLO	;*** INIT TIMER ***
0125	D3 32	OU	T (T1LB),A	34** 1 COUNT ***
0127	D3 35	00'		*** START THE ***
0129	D3 37	ดบ	T (TISTRT),A	;*** COUNTERS ***
012B	DB 30	IN	A,(TOLB)	;*** INSURE TIMER 0 ***
012D	DB 31	IN		*** INTERRUPTS ARE RESET ***
		PAGE	•	

Figure 11. IR Prototype Verification Program (page 4 of 7).


MACRO-80 3.36 17-Mar-80 PAGE 1-5

;*** SET UP INTERRUPT STRUCTURE *** ;*** * * * * * * * * * * * * * * *	
012F 3E 0A LD A,IERVAL ;ENABLE SYSTEM INTERUPTS 0131 E6 FD AND OFDH ;TURN OFF RSTC 0133 D3 BB OUT (IER),A ;SET INTERRUPT ENABLE REG 0135 ED 56 IM 1 ;SET INTR FOR RSTX TYPE INTERRUP	
0131 E6 FD AND OFDH STURN OFF RSTC 0133 D3 BB OUT (IER),A SET INTERRUPT ENABLE REG 0135 ED 56 IM 1 SET INTR FOR RSTX TYPE INTERRUP	
0131 E6 FD AND OFDH STURN OFF RSTC 0133 D3 BB OUT (IER),A SET INTERRUPT ENABLE REG 0135 ED 56 IM 1 SET INTR FOR RSTX TYPE INTERRUP	
0135 ED 56 IM 1 SET INTR FOR RSTX TYPE INTERRUP	
<b>1</b>	
0137 FB EI	TS
7*** * * * * * * * * * * * * * * * * *	
;*** IR TEST LOOP ***	
**** * * * * * * ****	
0138 21 3100 LD HL,FIFOUT ;SET PHTR TO FIFO OUTPUT BUFFER	
013B 06 28 LD B,FIFOLN 3INIT BUFFER LENGTH COUNTER	
013D DB 21 LOOP: IN A, (PORTB) ; READ PORTB	
013F 77 LD (HL),A ;SAVE VALUE JUST READ	
0140 D3 20 OUT (PORTA),A ;WRITE VALUE	
0142 23 INC HL ;INC BUFFER PNTR	
0143 05 DEC B 3DEC BUFFER BYTE COUNT	
0144 CD 0199 CALL WAIT	
0147 D3 47 FUT (ADC7),A START A/D CONVERSION	
0149 3E 0A A,IERVAL ;*** ENABLE RSTA & ***	
014B D3 BB OUT (IER),A 3*** RSTC INTERRUPTS ***	
014D CD 0199 CALL WAIT	
0150 3A 2040 LD A,(SAVER) ;*** SAVE VALUE ***	
0153 77 LD (HL),A ;*** JUST READ ***	
0154 D3 20 OUT (PORTA),A ;WRITE VALUE	
0156 23 INC HL ;INC BUFFER PNTR	
0157 CD 0199 CALL WAIT	
015A 10 E1 DJNZ LOOP ;DEC BUFFER BYTE COUNT AND	
3LOOP UNTIL BUFFER FULL	
015C 3E 55 LD A,55H ;*** OUTPUT FIFO TEST ***	
O15E D3 20 OUT (PORTA),A 3*** STARTED INDICATOR ***	
0160 3E 00 LD A,FIFO 3*** SET BMC PNTR ***	
0162 D3 89 OUT (BMSCMD),A 3*** TO FIFO ***	

Figure 11. IR Prototype Verification Program (page 5 of 7).

	MACRO-80 3.36	17-Mar-80	PAGE	1-6	
0164 0166	06 28 21 3100		LD LD	B,FIFOLN HL,FIFOUT	;*** DUMP BUFFER *** ;*** TO ***
0169	ED B3		OTIR	11471 11 001	3*** BMC FIFO ***
016B	CD 0199		CALL	WAIT	WAIT A WHILE
016E 0171	ED 0199 CD 0199		CALL CALL	Wait Wait	
0174	06 28		LD	B,FIFOLN	;*** FILL BUFFER ***
0176 0179	21 3128 ED B2		LD Inir	HL,FIFOIN	;*** FROM *** ;*** BMC FIFO ***
					•
0178	11 3100		LD	DE,FIFOUT	;*** INIT COMPARE ***
017E 0181	21 3128 01 0028		LD	HL,FIFOIN	3*** LOOP DRIVING ***
0191	01 0028		LD	BC,40D	3*** PARAMETERS ***
0184	1A		LD	A,(DE)	GET FIFO OUTPUT BUF VALUE
0185	ED A1	CMPLP:		N y ( D D )	COMPARE OUTPUT TO INPUT BUFFER
0187	13		INC	DE	BUMP PNTR
0188	20 09		JR	NZ,ERRFF	ERROR - BUFFERS HOT THE SAME
018A	EA 0185		JP	PE,CMPLP	LOOP UNTIL END OF BUFFERS
					BUFFERS COMPARED OK
018D	3E DO		LD	A,ODOH	*** OUTPUT SATISFACTORY ***
018F	D3 20		OUT	(PORTA),A	*** COMPLETION INDICATOR ***
0191	F3		DI	,	Jane Coll Ballon Instanton Col
0192	76		HALT		
0193	3E FF	ERRFF:	LD	A,OFFH	;*** OUTPUT BAD COMPARISON ***
0195	D3 20		OUT	(PORTA),A	*** INDICATOR ***
0197	F3		DI	,	,
0198	76		HALT		
		;*** WA	IT FOR	* * * * * * *** AN INTERRUPT *** * * * * * * ***	
0199	F5	WAIT:	PUSH	AF	
019A	76		HALT		
019B	F1		POP	AF	
019C	C9		RET		
		PAGE			

Figure 11. IR Prototype Verification Program (page 6 of 7).



```
3*** * * * * * * * * * * * * * * *
                             3*** TIMER O INTERRUPT HANDLER ***
                                    ORG
                                            0200H
0200
                            TOINT$HNDL:
0200
       F5
                                    PUSH
                                            AF
0201
       DB 30
                                            A,(TOLB)
                                    IN
                                                           *** RESET TIMER 0 ***
0203
       DB 31
                                    IN
                                            A,(TOHB)
                                                           *** INTERRUPT
0205
       FB
                                    EI
0206
                                    POP
                                            AF
       F1
0207
       ED 4D
                                    RETI
                             **** * * * * * * * * * * * * * * * * *
                             3*** A/D CONVERTER INTERRUPT HANDLER ***
                             ORG
                                            0300H
0300
                            ADC$HNDL:
0300
       F5
                                    PUSH
                                            AF
0301
       DB 47
                                            A,(ADC7)
                                                           *** SAVE CONVERTER ***
                                    IN
0303
       32 2040
                                    LD
                                            (SAVER),A
                                                                    VALUE
                                                           ;***
0306
       3E 0A
                                    LD
                                            A, IERVAL
                                                           ;*** DISABLE
                                                                           ***
0308
       E6 FD
                                    AND
                                            OFDH
                                                           ;*** ONLY RSTC ***
030A
       D3 BB
                                    OUT
                                            (IER),A
                                                           ;*** INTERRUPTS ***
030C
       FB
                                    EI
030D
       F1
                                    P0P
                                            AF
030E
       ED 4D
                                    RETI
                                    END
```

Figure 11. IR Prototype Verification Program (page 7 of 7).

## V Conclusions and Recommendations

With two exceptions, the IR prototype constructed in this thesis conforms to the hardware architecture previously defined in Figure 2. One exception is that testing of the MBM peripheral is not complete. The other is that RAM is increased to allow software experiments to vary MBM data buffer sizes. In addition to wirewrapping a prototype, thesis results include construction of several tools to support system development.

Appendices to this thesis contain documentation and user's manuals for IR prototype support tools. Tools that can be found in the appendices are:

Appendix B - EEPROM Programmer,
Appendix C - MBM Interactive Development System, and
Appendix D - IR Debugging System.

The EEPROM programmer is used to dump software from floppy discs to HNVM3008 EEPROM's. The MBM Interactive Development System is primarily a tool for teaching new users capabilities and limitations of the Intel 7110 MBM. The capabilities taught are those pertinant to the IR. Additionally, the development system can be used to troubleshoot and verify MBM operation. The last support tool, the IR Debugging System, is a hardware front panel for the IR prototype. It provides a minimum level of software debugging support when connected to the IR prototype.

### Conclusions

The scope of this thesis allowed design requirements to be developed, and a prototype to be constructed. Time constraints forced an end to this thesis before a definitive analysis could show that the IR prototype adheres to the four required characteristics outlined in Chapter II. The two requirements for the IR to be solid-state and microprocessor controlled are incorporated into the hardware architecture. More work must be done before definitive statements can be made about the unobstructive and battery operated requirements.

While it is too early to say that the IR will be unobstructive, its thickness should be smaller than the two inches that pilots found restrictive in the IFPDAS I. This estimate is based on the likely assumption that the IR will consist of IC's housed on a printed circuit board. An upper bound on the length and width of a flyable IR is the current area of the wirewrapped prototype. This area, 13 x 4.5 inches, is projected to include the MBM interface but not the MBM's themselves. Density of IC's in the flyable should be greater than that of the wirewrapped prototype. An additional factor that could reduce board area is the possibility that some IC's can be eliminated once software is developed for the IR. The upper bound just developed for the IR does not include space for the MBM storage peripheral. A discussion of MBM space requirements fo lows under

Recommendations. Estimates of the unobstructive property of the new IR must wait for further system development.

Until software is running on the IR prototype, battery operated requirements can only be rough estimates. One important estimating factor is that power dissipation in CMOS components varies with operating frequency. Even if the operating frequency of each component could be projected, NSC800 documentation does not contain the figures required to accurately estimate power consumption. Another important factor is that current draws vary within MBM's, depending on I/O frequency and numbers of parallel operating bubbles. Therefore, accurate estimates on battery requirements must wait until the system can be exercised by software.

In addition to the statements made about required characteristics, the following observations relate to desired characteristics. There are 16 A/D converter channels available which accept 0V - 5V conditioned inputs. Output from any channel to the CPU is available 100 microseconds after conversion is started, allowing a maximum sampling frequency of 10,000 per second. In addition to being able to increase the sampling rate of sensors, other design characteristics leave room for expansion. A discussion of how each IR component can be expanded is found in the component subsections of Chapter II. An evaluation of the last desired characteristic of four hour operation depends on a solution to battery operated requirements. Therefore, all

desirable characteristics with the exception of four hour operation have been achieved in the IR prototype.

#### Recommendations

As mentioned above, the IR prototype is not fully operational. Until it is, unobstructive size and battery operated requirements can not properly be evaluated. Therefore, the first step should be to complete prototype construction by debugging the MBM peripheral. The peripheral has been wirewrapped as specified by the design in Chapter III. Communications between the CPU and BMC has also been verified. However, initial tests could not access the MBM itself. Software to debug and ultimately drive the MBM peripheral can be adapted from modules found in Appendix C.

Another high priority task should be to develop a software prototype for the IR. Once software is developed, hardware component requirements can be optimized. This optimization should result in a reduction of the number of IC's used in the flyable IR. Another reason for completing software early in the next thesis cycle is that it will allow the system requirements for battery operation and system bulk to be evaluated. Then a descision can be made about continued IR development.

An important point must be made with reference to the MBM secondary storage peripheral. Continued development with the current 1M bit MBM's will promably result in an IR that is too bulky. However, Intel has announced that 4M bit

bubbles will be available for general sampling during the first half of 1983 (Ref 25). With the lead time for development of systems in an academic environment, work should not be discontinued to await release of the next generation of bubbles. Instead, development should continue along the lines set down in this thesis. That is, any redesign of the MBM peripheral should remain modular so that new bubbles can easily be interfaced once they become available. Meanwhile, an IR can be developed with less than a 1M byte capacity for reduced data acquisition tasks and to prove the concept of the new generation IR.

As stated previously, the IR Debugging Tool provides only minimum front panel support for software development. A recommendation for improving the front panel is to add hardware breakpoints. Currently, the only way to insure that the machine halts at a point of interest is to single step to that point. As programs get longer, this becomes increasingly tedious. Besides, single stepping interferes with a program's interaction with interrupts.

Another lesson learned during software exercising of the prototype is that programs burned into EEPROM's are cumbersome to debug. This results from the fact that changes can not be made to software during testing. Instead the EEPROM must be reprogrammed and the test restarted for each bug found. Developing a capability to replace EEPROM's with RAM during software development would cure this problem. Then programs loaded into the RAM could be altered during

testing through use of the IR Debugging Tool's memory write capability. Relying on the fact that HNVM3008's have an industry standard pin-out should minimize disruption of IR prototype hardware.

Currently, EEPROM's must be removed from the IR whenever reprogramming is desired. Future designs should incorporate methods for programming the EEPROM's while they remain in the IR. However, doing so should not add hardware to the IR itself. The benefit of programming the EEPROM's without removing them from the IR is that the possibility for system errors is reduced. Errors are reduced in two ways. One is that the possibility of misplacing IC's is eliminated. The other is that permanent mechanical contacts have less chances of loosening to cause unpredictable results.

Now that the IR prototype is nearing completion, consideration should be given to other components of the IFPDAS. As development continues, the answers to three general questions become important. How will users develop software for the IR? What field processing capabilities does SAM need? How will SAM get the data from the field into their laboratory data base? Until the IR can be integrated into the IFPDAS, its use is restricted to proving feasibility of design.

#### **Bibliography**

- 1. Bell, Gordon C. and Allen Newell. Computer Structures:
  Readings and Examples. New York: McGraw-Hill Book
  Company, 1971.
- 2. BPK-72 Bubble Memory Prototype Kit Users Manual, Santa Clara, CA: Intel Corp, 1981.
- 3. <u>CMOS Databook</u>. Santa Clara, CA: National Semiconductor Corp, 1978.
- 4. Component Data Catalog. Santa Clara, CA: Intel Corp, 1980.
- 5. Electrical Research Association. The Engineering of Microprocessor Systems. Oxford, England: Pergamon Press Ltd, 1979.
- 6. Fullager, David. "CMOS Comes of Age," <u>IEEE Spectrum</u>, <u>17</u>:24-7 (December 1980).
- 7. <u>F264 65.536xl Dynamic Serial Memory</u>. Product Specification. Mountain View, CA: Fairchild Camera and Instrument Corp, October 1980.
- 8. Hall, Capt. and Lt. Shackford. IFPDAS point of contact at SAM (personal interview). Brooks AFB, TX, 5-6 May 1981.
- 9. Hall, Douglas V. <u>Microprocessors and Digital Systems</u>. New York: McGraw-Hill Book Company, 1980.
- 10. <u>Harris Digital Data Book</u>, <u>Volume 2</u>. Melbourne, FL: Harris Corp, 1981.
- 11. Hill, Robert E. <u>Aircrew Modularized Inflight Data Acquisition System</u>. MS Thesis. Wright-Patterson AFB, Ohio: Air Force Institute of Technology, December 1978.
- 12. HNVM 3008, 8K CMOS EEPROM. Product Description. New-port Beach, CA: Hughes Solid State Products, March 1981.
- 13. IC Master 1981, Volume 2. Garden city, NY: United Technical Publications, Inc, 1981.
- 14. IC Memories. San Jose, CA: Hitachi America Ltd, 1980.

- 15. <u>Intel 7220-1, Bubble Memory Controller</u>. Product Description. Santa Clara, CA: Intel Corp, 1981.
- 16. Jolda, Joseph G. and Stephen J Wanzek. Aircrew Inflight Physiological Data Acquisition System II. MS Thesis. Wright-Patterson AFB, Ohio: Air Force Institute of Technology, December 1977.
- 17. <u>Magnetic Bubble Storage Data Catalog</u>. Santa Clara, CA: Intel Corp, February 1981.
- 18. Mano, M Morris. <u>Digital Logic and Computer Design</u>. Englewood Cliffs, NJ: Prentiss-Hall, Inc. 1979.
- 19. "Microcomputer Data Manual," <u>Electronic Design</u>, 29: 88-99 (March 19, 1981).
- 20. "Microprocessor Data Manual," <u>Electronic Design, 28</u>: 107-208 (November 22, 1980).
- 21. Moore, Kenneth L. Aircrew Inflight Physiological Data Acquisition System. MS Thesis. Wright-Patterson AFB, Ohio: Air Force Institute of Technology, June 1980.
- 22. MC146805E2. Product Specification. Austin, TX: Motorola Semiconductor Products Inc, 1980.
- 23. Nassi, I. and B. Shneiderman. "Flowchart Techniques for Structured Programming," <u>ACM SIGPLAN Notices</u>, 8: 12-26 (August 1973).
- 24. NSC800 Microprocessor Family Handbook. Santa Clara, CA: National Semiconductor Corp, 1981.
- 25. Ramndanes, Carol. Marketing Representative, Non-Volative Memory Division, Intel Corporation (personal interview). Santa Clara, CA, 24 February 1982.
- 26. RCA COS/MOS Memories, Microprocessors, and Support Systems. Somerville, NJ: RCA Corp, 1979.
- 27. Texas Instruments IC Applications Staff. <u>Designing With TTL Integrated Circuits</u>, edited by Robert L Morris and John R Miller. New York: McGraw-Hill Book Company, 1971.
- 28. TTL Data Book (Second Edition). Dallas TX: Texas Instruments Inc, 1976.
- 29. Twaddle, William. "Special Report: CMOS IC's", EDN, 26: 88-100 (June 24, 1981).
- 30. Zaks, Rodnay. Microprocessors, from Chips to Systems. USA: Sybex Inc, 1980.

# Appendix A

# IR Prototype Schematic

This appendix contains the schematic diagram of the IR prototype. Instead of using a one page foldout, the schematic is broken into logical pieces and distributed over five pages. To combine the pages, lines ending at the right-hand margin of one page are continued at the left margin of the next page.




Figure 12. IR Prototype Schematic (page 1 of 5).




Figure 12. IR Prototype Schematic (page 2 of 5).




Figure 12. IR Prototype Schematic (page 3 of 5).




Figure 12. IR Prototype Schematic (page 4 of 5).




Figure 12. IR Prototype Schematic (page 5 of 5).

## Appendix B

# EEPROM Programmer

# Contents

I.	Introduct	ic	n		•	• •			•	•		•	•	•	•	•	•	•	•	•	•	100
II.	Schematic	D:	iag	gra	a m	•	•		•	•	•	•		•		•		•	•	•	•	101
III.	Software	•			•			•	•				•	•	•	•		•	•	•	•	108
IV.	User's Mai	a u a	1.		•	•		•		•				•	•	•				•	•	147
	System Sta	art	: <b>-</b> t	1 p			•															148
	Commands		•	•	•	•									•					•		148
	ERAS	E																				149
	PROG	RA I	1																			149
	VERI																					
	DUMP																					
	Errors .																					

#### EEPROM Programmer

### I. Introduction

This Appendix describes and documents operation of the EEPROM Programmer designed to support Hughes Solid-state Products HNVM 3008 EEPROM's. Documentation consists of a schematic diagram and an associated software listing. Following the software listing is a user's manual which describes the Programmer's capabilities and summarizes its operating procedures. Another important source of information, the HNVM 3008 data sheet, is located in Appendix E.

The EEPROM Programmer described in this document is a flexible tool for supporting HNVM 3008 EEPROM's. This flexibility results from two design considerations. One is that the hardware is based on the S-100 bus. Another is that software runs under control of the Cromemco Disk Operating System (CDOS) and consequently the Control Program for Microprocessors (CPM) Operating System. Further explanations of these design decisions are contained in the following sections of this document.

### II. Schematic Diagram

The hardware used to implement the Programmer is illustrated in the schematic diagram of Figure 12. To facilitate understanding of the schematic, Table XI lists the functions of the IC's used to construct the Programmer. More detailed information on individual IC's is available from The TTL Data Book and The Intel Component Data Catalog (Refs 11; 4).

The Programmer is wirewrapped on a Cromemco Z-2D prototyping card, and therefore, can be easily transported to any S-100 based system. Table XII illustrates which S-100 pins are used by the Programmer. Since the interface to the S-100 bus is fully buffered, each line in Table XII presents only a single TTL load to the bus.

Another aid to transportability is the onboard switch selection of the five most significant bits of the Programmer port addresses. This allows Programmer hardware addresses to be chosen which do not interfere with the permanent I/O addresses of the host computer. The EEPROM Programmer addresses are selected by opening and closing appropriate switches. Closed switches indicate zero bit settings, and open switches indicate ones. The most significant bit of the address switches is plainly marked on the wire-wrap card. Beware that changes to these address switches require that corresponding changes be made to Programmer software.

TABLE X

EEPROM Programmer Selectable Ports

Port Address	Function
BBBB BOOO	EEPROM Data Bus
BBBB B001	EEPROM Address LSB(yte)
BBBB BO10	EEPROM Address MSB(yte)
BBBB B011	I/O Command/Status
BBBB B100	EEPROM Control Bus

Table X lists the EEPROM Programmer ports which are affected by hardware address settings. The three least significant bits, denoted by B's in Table X, are switch selectable, allowing 32 choices for port addresses. One possible selection is 00110, yielding software addresses 30H through 34H. Switch settings to coordinate these addresses with the hardware are - from the most significant bit - closed, closed, open, open, and closed.

The only other requirement for EEPROM Programmer operation is the need for an external 20V power supply. This power source is regulated on the Programmer card to provide either 5V or 17V to the positive supply terminal of the EEPROM. Switching between the two volatges is governed by software.

An important note with reference to the HNVM 3008 is that proper programming depends on a continuous voltage to the positive supply pin of the EEPROM. Output from the regulator which supplies EEPROM power must not go to ground during voltage transitions between 5V and 17V. The LM317 and its associated circuitry provides these continuous power transistions. Consequently, voltage changes from 5V to 17V and from 17V to 5V, produce output waveforms that are step functions.

TABLE XI
EEPROM Programmer IC Listing

Device Type		Schematic Reference
74365	Hex Bus Drivers	U1,U2
8216	4-bit Bidirectional	
0210	Bus Driver	U3,U4
7404	Hex Inverters	<b>U</b> 5
74156	3-to-8 Line Decoder	<b>U</b> 6
7485	4-bit Magnitude Comparator	u7,u8
7400	Quad 2-input NAND Gates	U12
0.055	Doggan and J. Doggan and	
8255	Programmable Peripheral Interface	Ull
8212	8-bit I/O Port	U13

S-100	Signal	S-100	Signal
Pin	Function	Pin	Function
29	Addr 5	75	RESET
30	Addr 4	7 9	Addr 0
31	Addr 3	80	Addr 1
35	Data Out 1	81	Addr 2
36	Data Out O	8 2	Addr 6
38	Data Out 4	83	Addr 7
39	Data Out 5	88	Data Out 2
40	Data Out 6	8 9	Data Out 3
41	Data In 2	90	Data Out 7
42	Data In 3	91	Data In 4
43	Data In 7	92	Data In 5
45	OUT	93	Data In 6
46	INP	9 4	Data In 1
50	GND	9 5	Data In O
51	+8 V		




Figure 13. EEPROM Programmer Schematic (page 1 of 2).




Figure 13. EEPROM Programmer Schematic (page 2 of 2).

#### III. Software

Figure 15 is a software listing of the program used to drive the EEPROM Programmer hardware. Its basic flow is outlined in the Nassi-Shneiderman chart (Ref 23) of Figure 14. The software was written in Z-80 assembler language with system calls to CDOS for I/O support. Since system calls are restricted to those between 1 and 27, the software is transportable to CPM based systems without modification. This transportability results from identical execution of the operating systems for calls in the range of 1 to 27.

	INITIA	LIZATION		
	GET USE	R COMMAND		
	WHILE COMMAN	D NOT EXIT DO		
	СОМІ	MAND		
ERASE	PROGRA M	VERIFY	DUMP	
ERAȘIC CRE8\$FCB		CRE8\$FCB	CRE8\$FCB	
	OPEN FILE	OPEN FILE	CREATE FIL	
	WHILE NOT	WHILE NOT	RDSIC	
	EOF DO	EOF DO	WR\$FIL	
	ERA \$ I C	RD\$FIL	DO UNTIL	
	RD\$FIL	VER\$IC	LAST IC	
	PROGSIC	CLOSE FILE	CLOSE FILE	
	VERSIC			
	CLOSE FILE			

Figure 14. EEPROM Programmer Flowchart

```
.Z80
.COMMENT X
;AUTHOR: CAPT R E MEISNER
;DATE: 25 AUG 81
;SYSTEM: CROMEMCO Z2D (4 MHZ) / CDOS 2.36
;DESCRIPTION: THIS ROUTINE SUPPORTS HUGHES HNVM 3008 EEPROM'S BY
PROVIDING THE FOLLOWING OPERATIONS:
ERASE - ERASE AN IC,
PROGRAM - DUMP A FILE TO IC(S),
VERIFY - INSURE FILE AND IC(S) DATA MATCH, AND
DUMP - DUMP IC(S) TO A FILE.
```

THIS PROGRAM IS EXECUTED BY RUNNING "EEPROM" FROM THE CDOS MACHINE LEVEL. ONCE INITIATED, EEPROM WILL GUIDE THE USER THROUGH OPERATION OF THE PROGRAM WITH APPROPRIATE CONSOLE DIRECTIVES. WHEN DONE, THE USER CAN EXIT GRACEFULLY BACK TO THE CDOS LEVEL.

#### \*\*\*\* EEPROM PORT REQUIREMENTS \*\*\*\*

PORT ADDRESSES ARE SWITCH SELECTABLE BY SETTING THE HIGH ORDER 5 BITS OF THE PORT ADDRESS ON THE PROGRAMMER BOARD. THE LOWER 3 BITS HAVE THE FOLLOWING DEFINITIONS:

- 0 EEPROM DATA BUS
- 1 EEPROM ADDRESS LSB(YTE)
- 2 EEPROM ADDRESS MSB(YTE)
- 3 8255 COMMAND/STATUS PORT
- 4 EEPROM CONTROL BUS

### \*\*\*\* EEPROM CONTROL LINE DEFINITIONS \*\*\*\*\*

```
D7 - N/A
D6 - N/A
D5 - N/A
D4 - N/A
D3 - VDD CONTROL (0 = 17V, 1 = 5V)
D2 - CE (ACTIVE LOW)
D1 - OE (ACTIVE HIGH)
```

Z PAGE

Figure 15. EEPROM Programmer Software (page 1 of 37).

#### .COMMENT %

SEVERAL SUBROUTINES IN THIS PROGRAM CONTAIN TIME SENSITIVE INSTRUCTION SEQUENCES. CONSULT THE HUGHES SOLID STATE PRODUCTS HNVM 3008 DATA SHEET BEFORE MAKING CHANGES. THE CRITICAL SUBROUTINES ARE:

ERASIC, ICSRD, AND PROGSIC.

OTHER SUBROUTINES CAN BE FREELY BE CHANGED WITHOUT AFFECTING TIMING REQUIREMENTS.

ALSO, THROUGHOUT THIS PROGRAM THE ASSUMPTION IS MADE THAT THE EEPROM SUPPLY VOLTAGE IS NORMALLY SET AT 5V. IT IS ONLY INCREASED TO 17V WHEN REQUIRED FOR ERASING OR PROGRAMMING.

Z

00001		ASEG ORG	0100H	
0100		ENTRYSPT:		
0100	ED 73 014A	LD	(OLDSP),SP	SAVE OLD STACK POINTER
0104	31 014A	LD	SP,STACK	INITIALIZE NEW STACK
0107	C3 0D60	JP	START	
010A		DS	64	364 BYTE STACK
014A		STACK EQU	\$	;TOP OF STACK
014A	0000	OLDSP: DW Page	0	OLD STACK POINTER SAVE AREA

Figure 15. EEPROM Programmer Software (page 2 of 37).

	*****	******	*** CONSTANTS	***********
FFFF	NEG1	EQU	-1	
0000	ZERO	EQU	0	
0001	ONE	EQU	1	
0010	MAXERR	EQU	16	*** MAXIMUM NUMBER OF VERIFY ***  *** ERRORS THAT WILL BE DISPLAYED ***
0080	RECSIZ	EQU	128	RECORD SIZE = DISK SECTOR SIZE
0008	BF	EQU	8	*** BLOCKING FACTOR FOR 1K ***
				3*** (BF * RECSIZ = 1024) ***
	;ASCII (	CHARACTE	RS	
0020	BLANK	EQU		
003A	COLON	EQU	' <b>3'</b>	
002E	PERIOD	EQU	· • ·	
002F	SLASH	EQU	.1.	
	;CDOS S	YSTEM CAI	LL PARAMETERS	
0005	CDOS	EQU	00 <b>05</b> H	CDOS ENTRY POINT
0001	RDCHR	EQU	1	READ A CHARACTER FROM CONSOLE
0002	PRTCH <b>R</b>	EQU	2	PRINT A CHARACTER ON THE CONSOE
0009	PRTLN	EQU	9	PRINT BUFFER LINE ON CONSOLE
000A	RDLN	EQU	10	;INPUT BUFFER LINE FROM CONSOLE
0024	PRTEND	EQU	<b>'\$'</b>	; END PRINT BUFFER
000F	OPNFL	EQU	15	OPEN DISK FILE
0010	CLSFL	EQU	16	CLOSE DISK FILE
0014	RDFIL	EQU	20	READ A DISK SECTOR
0015	WRFIL	EQU	21	WRITE A DISK SECTOR
0016	CR8FL	EQU	22	CREATE A DISK FILE
0019	CURDK	EOU	25	GET CURRENT DISK INDICATOR
005C	FCB	EQU	05CH	BEGINNING OF FILE CONTROL BLOCK
0080	CDOS\$DB	EQU	080H	DEFAULT DISK BUFFER ADDRESS
		•		BLOCK DESCRIPTION *******
005C	FCBDK	EQU	FCB+0	;DISK DESCRIPTOR *
005D	FCBFN	EQU	FCB+1	;FILE NAME *
0065	FCBFT	EQU	FCB+9	FILE TYPE *
0068	FCBEX	EQU	FCB+12	;FILE EXTENT *
0 <b>06B</b>	FCBRC	EQU	FCB+15	RECORD COUNT *
006C	FCBMP	EQU	FCB+16	;CLUSTER ALLOCATION MAP *
007C	FCBNR	EQU	FCB+32	NEXT RECORD *
		;***	**********	***************************************

Figure 15. EEPROM Programmer Software (page 3 of 37).

		;CARRA	IGE CONT	ROL		
00 <b>0D</b>		CR	EQU	0 <b>0D</b> H	;ASCII CARRAIGE RETU	RN
000A		LF	EQU	00AH	ASCII LINE FEED	
		;I/O P	ORT ADDR	ESSES		
0001		CIO	EQU	001H	CONSOLE I/O PORT	
0020		PROMA	EQU	020H	EEPROM DATA PORT	
0021		PROMB	EQU	021H	EEPROM ADDRESS LSB	
0022		PROMC	EQU	022H	EEPROM ADDRESS MSB	
0023		PCNTRL	EQU	023H	;PERIPHERAL CONTROLL	ER PORT FOR PORTS A, B, C
0024		PROMD	UQ3	024H	EEPROM CONTROL PORT	
		3CHANN	el comma	ND WORDS FOR PR	OGRAMMING THE PERIPHERAL	L CONTROLLER
0080		CCW1	EQU	1000000B	;PORTS A, B, C = LAT	CHED OUTPUT
0090		CCW2	EQU	10010000B	;*** PORTS B, C = LA	
						= INPUT ***
		;EEPROI	ONTRO	L LINES AS DEFI	NED FOR PORT D	
8000		V\$5	EQU	H800	** SUPPLY **	** 5V **
<b>00F</b> 7		V\$17	EQU	OFFH-V\$5	** VOLTAGE **	** 17 <b>V</b> **
0004		D\$CE	EQU	004H	;*** CHIP ***	** DISABLE **
OOFB		E\$CE	EQU	OFFH-D\$CE	;*** ENABLE ***	** ENABLE **
0002		D\$OE	EQU	002H	;** OUTPUT **	** DISABLE **
OOFD		E\$0E	EQU	OFFH-D\$DE	;** ENABLE **	** ENABLE **
0001		E\$CS	EQU	001H	*** CHIP ***	** ENABLE **
OOFE		D\$CS	EQU	OFFH-E\$CS	*** SELECT ***	** DISABLE **
		;CONSO	LE MESSA	<b>CE</b> S		
014C	OD OA OA	MSG1:	DB	CR,LF,LF		
014F	20 20 20 20		DB		RATION DO YOU WISH TO P	ERFORM?',CR,LF
017B	45 28 52 29		DB		ROGRAM, (V) ERIFY, (D) UM	
01AA	OD OA 24		DB	CR, LF, PRTEND	, , ,	•
01AD	OD OA	MSG2:	DB	CR,LF		
01AF	46 49 4C 45		DB	'FILENAME? '	PRTEND	
01BB	OD OA OA	MSG3:	DB	CR, LF, LF	•	
01BE	50 4C 45 41		DB	, ,	R THE FOLLOWING QUESTION	NS IN HEXIDECIMAL'
01F2	OD OA 4E 4F		DB		THE FIRST 2 ADDRESSES	
021C	4B 49 4C 4F		DB		INDARIES',CR,LF,LF	
0232	53 54 41 52		DB		RESS OF PROGRAM ON FILE	? ',PRTEND
						•

Figure 15. EEPROM Programmer Software (page 4 of 37).

	MACRO-80 3,36	17-Mar-80	PAGE	1-6
0259	OD OA 46 49	MSG4:	DB	CR, LF, FIRST ADDRESS TO BE PROGRAMMED/VERIFIED?
0285	24	MEAT	DB	PRTEND
0286	OD OA 4C 41	MSG5:	DB	CR,LF, LAST ADDRESS TO BE PROGRAMMED/VERIFIED?
02B1	24		DB	PRTEND
02B2	OD OA OA	MSG6:	DB	CR,LF,LF
02B5	52 45 4D 4F		DB	'REMOVE OLD IC / INSERT NEXT IC',CR,LF,LF
02D6	50 52 45 53		DB	'PRESS ANY KEY WHEN READY', CR, LF, LF, PRTEND
02F2	OD OA 44 4F	MSG7:	DB	CR, LF, 'DO YOU HAVE MORE EEPROMS? (Y/N)', PRTEND
0314	OD OA 56 45	MSG8:	DB	CR, LF, 'VERIFICATION COMPLETED WITH NO ERRORS', PRIEND
033C	OD OA	MSGERA:		CR,LF
033E	45 52 41 53		DB	'ERASING',PRTEND
0346	2D 50 52 4F	MSGPRG:		'-PROGRAMMING',PRTEND
0353	2D 56 45 52	MSGVER:	DB	'-VERIFYING',CR,LF,PRTEND
0360	OD OA 2A <b>2</b> A	ERR1:	DB	CR,LF, '*** ERROR *** FILE NOT FOUND',CR,LF,PRTEND
0381	OD OA 2A 2A	ERR2:	DB	CR,LF, '*** ERROR *** PROM DID NOT ERASE', CR, LF, PRTEND
03A6	OD OA 2A 2A	ERR3:	DB	CR,LF,'*** ERROR *** FILE COULD NOT BE CREATED'
03CF	OD OA 24		DB	CR, LF, PRTEND
03D2	2A 2A 2A 20	ERR4\$0:	DB	'*** VERIFY ERROR - PROM FILE/PROM',CR,LF
03F8	2A 2A 2A 20		DB	'*** ADDRESS VALUES',CR,LF,PRTEND
041E	2A 2A 2A 20	ERR4\$1:	D8	'### ',PRTEND
0434	20 2F 20 24	ERR4\$2:	DB	'/',PRTEND
0438	OD OA 2A 2A	ERR5:	DB	CR,LF, *** ERROR *** DISK RECORD COULD NOT BE WRITTEN
0468	OD OA 24		DB	CR, LF, PRTEND
046B	OD OA 2A 2A	ERR6:	DB	CR, LF, '** ERROR *** RELATIVE MAGNITUDE OF ADDRESSES '
049B	49 53 20 49		DB	'IS INVALID', CR, LF, PRTEND
0488	OD OA 2A 2A	ERR7:	DB	CR,LF, *** ERROR *** INVALID ADDRESS',CR,LF,PRTEND
04CA	OD OA 2A 2A	ERR8:	DB	CR, LF, '*** ERROR *** DISK FILE READ ERROR OR '
04F2	55 4E 45 58		DB	'UNEXPECTED EOF',CR,LF,PRTEND
		*****	*****	END CONSTANTS ************************************

Figure 15. EEPROM Programmer Software (page 5 of 37).

		*****	*****	VARIABLES	*********
0503		NXTADD: 1	DS :	2	NEXT EEPROM ADDR TO BE PROGRAMMED
0505		FLSTAD: 1		2	STARTING ADDR OF PROGRAM ON THE FILE
0507		FSTADD: 1	DS :	2 2	FIRST EEPRON ADDR TO BE PROGRAMMED
0509		LSTADD: 1	DS :	2	LAST EEPRON ADDR TO BE PROGRAMMED
050B		ERRADD: 1	DS :	2	SAVE AREA FOR AN ERROR ADDR
050D	01	ERRCHT: 1	DB	1	TEMPORARY ERROR COUNTER
<b>050E</b>	50	CONBUF: 1	DB :	80	BUFFER LENGTH
050F	00	1	DB (	0	NUMBER OF CHARACTERS READ
0510		I	DS :	80	CONSOLE INPUT BUFFER
0560		DSKBUF: 1	DS !	RF*RECSIZ	DISK BUFFER - HOLDS 'BF' RECORDS
0960		PROMBF: 1	DS	1024	SEEPROM BUFFER - HOLDS EEPROM IMAGE
		;******* PAGE	*****	END VARIABLES	*************

PAGE 1-10

MACRO-80 3.36

17-Mar-80

Figure 15. EEPROM Programmer Software (page 6 of 37).

0D60 0D62	3E 0E D3 24	START:	LD OUT	A,V\$5+D\$CE+D\$OE (PROMD),A	;*** DISABLE EEPROM *** ;**" CONTROL LINES ***
0D64		GET\$OPR		A 655111	
0D64	0E 09		LD	C,PRTLN	* * * * * * * * * * * * * * * * * * *
0066	11 0140		LD	DE,MSG1	* PROMPT USER FOR OPERATION *
0D69	CD 0005		CALL	CDOS	**********
OD&C	0E 01		LD	C,RDCHR	;*** GET USER ***
ODSE	CD 0005		CALL	CDOS	;*** KESPONSE ***
0071	FE 52		CP	<b>.</b> k.	
OD73	CA OD90		JP	Z,E\$OPR	;GO ERASE
0D76	FE 50		CP	· Ρ <i>'</i>	
OD78	CA ODA3		JP	Z,P\$OPR	;GO PROGRAM
0D7B	FE 56		CP	٠٨,	
0 <b>D</b> 7D	CA 0E18		JP	Z,V\$OPR	GO VERIFY
080	FE 44		CP	. D.	
0D82	CA OESE		JP	Z,D\$OPR	GO DUMP
0085	FE 58		CP	,Χ,	;EXIT?
OD87	20 DB		JR	NZ,GET\$OPR	;NO, INVALID INPUT
0D89	ED 78 014A		LD	SP,(OLDSP)	YES, RESTORE STACK
ODBD	C3 0000		JP	0	RETURN TO CDOS
		;****	* ERASE	IC **********	<del>`</del>
0 <b>D90</b>	0E 09	E\$OPR:	LD	C,PRTLN	*** INSTRUCT USER ***
0092	11 02B2		LD	DÉ,MSG&	*** TO TURN ON ***
0095	CD 0005		CALL	CDÓS	*** PROGRAMMER ***
0098	0E 01		LD	C ,RDCHR	**** WAIT UNTIL ***
OD9A	CD 0005		CALL	CDOS	;**** DONE ***
0 <b>D9D</b>	CD 1131		CALL	ERA\$IC	
ODAO	C3 0D60	PAGE	JP	START	;ALLOW USER ANOTHER OPERATION

Figure 15. EEPROM Programmer Software (page 7 of 37).

		;*****	erase,	PROGRAM, & V	ERIFY IC ****************************
0DA3	CD OFO1	P\$OPR:	CALL	CRE8\$FCB	
ODA6	OE OF		LD	C,OPNFL	*****
BAGO	11 005C		LD	DE,FCB	* OPEN DISK FILE *
ODAB	CD 0005		CALL	CDOS	*****
Vana					,
ODAE	FE FF		CP	NEG1	;WAS OPEN SUCCESSFUL?
ODBO	C2 ODBE		JP	NZ,P\$C1	;YES
ODB3	0E 09		LD	C,PRTLN	;NO, * * * * * * * *
ODB5	11 0360		LD	DE,ERR1	; * PRINT ERROR *
ODB8	CD 0005		CALL	CDOS	, ******
ODBB	C3 0D60		JP	START	;ALLOW USER ANOTHER TRY
				00044880	
ODBE	CD OF6E	P\$C1:	CALL	SET\$ADDR	ARRE BURRY BEEGE
ODC1	FE FF		CP	NEG1	;ADDR ENTRY ERROR?
ODC3	CA OEOD		JP	Z,P\$DN	YES, ALLOW USER ANOTHER TRY
0006	CD 10BD		CALL	POS\$FIL	
ODC9	FE FF		CP	NEG1	FILE POSITIONING ERROR?
ODCB	28 40		JR	Z,P\$DN	YES, ALLOW USER ANOTHER TRY
		,			E PROGRAMMED ***
ODCD	CD 10FF	P\$NI:	CALL	RD\$FIL	
0000	FE 00		CP	ZERO	;WERE ANY RECORDS READ?.
ODD2	20 31		JR	NZ,P\$E8	;NO, MUST BE READ ERROR
ODD4	QE 09		LD	C,PRTLN	:*** INSTRUCT USER ***
ODD6	11 0282		LD	DE,MSG6	;*** TO TURN ON ***
0009	CD 0005		CALL	CDOS	*** PROGRAMMER ***
AMB I	00 000				•
ODDC	OE 01		LD	C , RDCHR	;*** WAIT UNTIL ***
ODDE	CD 0005		CALL	CDOS	;*** DONE ***
0554	OB 4404		CALL	ERA\$IC	
ODE1	CD 1131		CP	ZERO	;WAS ERASE SUCCESSFUL?
ODE4	FE 00				
ODE6	20 25		JR	NZ,P\$DN	;NO, GO CLOSE FILE AND GET OUT
ODE8	CD 1184	P\$C2:	CALL	PROGSIC	
ODEB	CD 120F		CALL	VER\$IC	
ODEE	FE FF		CP	NEG1	WERE THERE PROGRAMMING ERRORS?
ODFO	28 1B		JR	Z,P\$DN	YES, GO CLOSE FILE AND GET OUT
VYFV	70 IB		JIV	~ 71 7 811	7

Figure 15. EEPROM Programmer Software (page 8 of 37).

	MACRO-80 3.36	17-Mar-80	PAGE	1-13	
ODF2 ODF6 ODF7 ODF8 ODFC ODFD ODFE ODFF OE01	ED 4B 0503 51 58 ED 4B 0509 61 68 A7 ED 52 38 0A		LD LD LD LD LD LD AND SBC JR	BC,(NXTADD) D,C E,B BC,(LSTADD) H,C L,B A HL,DE C,P\$DN	;* * * * * * * * * * * * * * * * * * *
0E03	18 C8		JR	P\$NI	;>=0 IMPLIES NOT DONE
		;** <b>*</b>	END LOOP	***	
0E05 0E07 0E0A	OE 09 11 04CA CD 0005	P\$E8:	LD LD CALL	C,PRTLN DE,ERR8 CDOS	;* * * * * * * * * * * * * * * * * * *
OEOD OEOF	0E 10 11 005C	P\$DN:	LD LD	C,CLSFL DE,FCB	;* * * * * * * * * * * * * * * * * * *
0E12	CD 0005		CALL	CDOS	* * * * * * * * * * * * * * * * * * *
0E15	C3 0D60	PAGE	JP	START	SALLOW USER ANOTHER OPERATION

Figure 15. EEPROM Programmer Software (page 9 of 37).

		,*****	* VERIF	/ IC ******	***********************
0E18	CD OF01	V\$OPR:	CALL	CRE8\$FCB	
OE1B	OE OF		LD	C,OPNFL	*****
0E1D	11 005C		LD	DE,FCB	* OPEN DISK FILE *
0E20	CD 0005		CALL	CDOS	*****
0E23	FE FF		CP	NEG1	;WAS OPEN SUCCESSFUL?
0E25	20 OB		JR	NZ,V\$C1	;YES
0E27	0E 09		LD	C,PRTLN	;NO, * * * * * * *
0E29	11 0360		LD	DE,ERR1	* * PRINT ERROR *
0E2C	CD 0005		CALL	CDOS	, ******
0E2F	C3 0D60		JP	START	SALLOW USER ANOTHER TRY
0E32	CD OF6E	V\$C1:	CALL	SET\$ADDR	
0E35	FE FF		CP	NEG1	;ADDR ENTRY ERROR?
0E37	CA 0E83		JP	Z,V\$DN	;YES, ALLOW USER ANOTHER TRY
0E3A	CD 10BD		CALL	POS\$FIL	
0E3D	FE FF		CP	NEG1	;FILE POSITIONING ERROR?
0E3F	28 42		JR	Z,V\$DN	YES, ALLOW USER ANOTHER TRY
		;*** LO	OP UNTI	L ALL IC'S ARE	: VERIFIED ***
0E41	CD 10FF	V\$NI:	CALL	RD\$FIL	
0E44	FE 00		CP	ZERO	WERE ANY RECORDS READ?
0E46	20 33		JR	NZ,V\$E8	;NO, MUST BE DISK READ ERROR
0E48	0E 09		LD	C,PRTLN	;*** INSTRUCT USER ***
0E4A	11 02B2		LD	DE,MSG6	;*** TO TURN ON ***
0E4D	CD 0005		CALL	CDOS	;*** PROGRAMMER ***
0 <b>E</b> 50	OE 01		LD	C,RDCHR	:**** WAIT UNTIL ****
0E52	CD 0005		CALL	CDOS	3**** DONE ****
0E55	0E 02		LD	C,PRTCHR	;* * * * * * * *
0E57	1E OD		LD	E,CR	;* MOVE CURSOR *
0E59	CD 0005		CALL	CDOS	;* TO NEXT *
0ESC	1E 0A		LD	e,lf	3* LINE *
0E5E	CD 0005		CALL	CÓOS	****
0E61	CD 120F		CALL	VERSIC	
0E64	FE FF		CP	NEG1	;WERE THERE PROGRAMMING ERRORS?
0E66	28 1B		JR	Z,V\$DN	YES, GO CLOSE FILE AND GET OUT

Figure 15. EEPROM Programmer Software (page 10 of 37).

	MACRO-80 3.36	17-Mar-80	PAGE	1-15	
0E68	ED 4B 0503		LD	BC,(NXTADD)	** * * * * * * * * * * * * * * * * * *
OE6C	51		LD	D,C	3* LOAD DE WITH NXTADD *
0E6D	58		LD	E,B	***
0E6E	ED 4B 0509		LD	BC,(LSTADD)	***
0E72	61		LD	H,C	3* LOAD HL WITH LSTADD *
0E73	68		LD	L,8	<del>,</del> **********
0E74	A7		AND	A	3*** COMPUTE ***
0E75	ED 52		SBC	HL,DE	;*** LSTADD - NXTADD ***
0E77	38 0A		JR	C,V\$DN	(O IMPLIES DONE
0E79	18 C6		JR	V\$NI	;)=0 IMPLIES NOT DONE
		;***	END LOOP	***	
0E7B	0E 09	V\$E8:	LD	C,PRTLN	,* * * * * * * * * * *
0E7D	11 04CA		LD	DE, ERR8	* PRINT DISK READ ERROR *
0E80	CD 0005		CALL	CDOS	*******
0E83	0E 10	V\$DN:	LD	C,CLSFL	3* * * * * * * * * * * * * * * * * * *
0E85	11 005C		LD	DE,FCB	;* CLOSE DISK FILE *
0E88	CD 0005		CALL	CDOS	****
0E8B	C3 0D60		JP	START	ALLOW USER ANOTHER OPERATION
V100	20 4044	PAGE	••		•

Figure 15. EEPROM Programmer Software (page 11 of 37).

		;*****	DUMP	IC ********	******************
0E8E	CD OFO1	D\$OPR:	CALL	CRE8\$FCB	
0E91	0E 16		LD	C,CR8FL	*****
0E93	11 005C		LD	DE,FCB	* CREATE A DISK FILE *
0E96	CD 0005		CALL	CDOS	****
0 <b>E</b> 99	FE FF		СР	NEG1	WAS CREATE SUCCESSFUL?
0E9B	20 OB		JR	NZ,D\$RA	YES
0E9D	0E 09		LD	C,PRTLN	;NO, * * * * * * *
0E9F	11 03A6		LD	DE,ERR3	* PRINT ERROR *
0EA2	CD 0005		CALL	cdós	* * * * * * * *
0EA5	C3 0D60		JP	START	;ALLOW USER ANOTHER TRY
		;*** L00	P UNTI	L ALL IC'S ARE	DUMPED ***
0EA8	0E 09	D\$RA:	LD	C,PRTLN	;*** INSTRUCT USER ***
OEAA	11 0282		LD	DE,MSG6	:*** TO TURN ON ***
OEAD	CD 0005		CALL	CDOS	*** PROGRAMMER ***
			0.,00	3300	y
0EBO	0E 01		LD	C,RDCHR	;*** WAIT UNTIL ***
OEB2	CD 0005		CALL	CDOS	;*** DONE ***
0EB5	CD 1182		CALL	IC\$RD	
0EB8	3E 08		LD	A,BF	;INIT * LOOP COUNTER
0EBA	21 0960		LD	HL,PROMBF	* PROMBE PHTR
		;***	LOOP	UNTIL PROMBF IS	WRITTEN ***
OEBD	11 0080	D\$WA:	LD	DE,CDOSSDB	SET * CDOS DISK BUFFER PHTR
0EC0	01 0080		LD	BC,RECSIZ	* BLOCK MOVE COUNTER
0EC3	ED BO		LDIR	·	·
0EC5	F5		PUSH	AF	SAVE LOOP COUNTER
0EC6	0E 15		LD	C, WRFIL	;*****
OEC8	11 005C		LD	DE,FCB	* WRITE A DISK RECORD *
OECB	CD 0005		CALL	CDOS	*****
OECE	FE 00		CP	ZERO	WRITE COMPLETED OK?
OEDO	20 1B		JR	NZ,D\$ERR5	NO
OED2	F1		POP	AF	RESTORE LOOP COUNTER
OED2	3D		DEC	Hr A	END OF LOOP?
OED4	20 E7		JR	H NZ,D\$WA	; NO, WRITE ANOTHER RECORD
VEUT	TA E1		UN.	17 <i>L ) U 7 W</i> M	ing, mails andings secure

Figure 15. EEPROM Programmer Software (page 12 of 37).

;\*\*\* END INNER LOOP \*\*\*

	MACRO-80 3.36	17-Mar-80	PAGE	1-17	
0ED6	0E 09	D\$C3:	LD	C,PRTLN	*****
OED8	11 02F2		LD	DE, MSG7	* ASK FOR ANOTHER EEPROM *
OEDB	CD 0005		CALL	CDÓS	*****
OEDE	0E 01		LD	C,RDCHR	;*** AWAIT ***
0EE0	CD 0005		CALL	CDQS	;*** RESPONSE? ***
0EE3	FE 59		CP	'Υ'	MORE EEPROM'S?
0EE5	28 C1		JR	Z,D\$RA	3YES
0EE7	FE 4E		CP	'N'	;INVALID IMPUT?
0EE9	20 EB		JR	NZ,D\$C3	;YES
OEEB	18 09		JR	D\$DN	;NO, MUST BE DONE
		;*** EN	D OUTER	R LOOP ***	
OEED	F1	D\$ERR5:	POP	AF	CLEAR GARBAGE OFF STACK
OEEE	0E 09		LD	C,PRTLN	********
0EF0	11 0438		LD	DE,ERRS	* PRINT WRITE ERROR *
0EF3	CD 0005		CALL	CDOS	*****
0EF6	<b>0E</b> 10	D\$DN:	LD	C,CLSFL	;* * * * * * * * * * *
0EF8	11 005C		LD	DE,FCB	* CLOSE DISK FILE *
0EFB	CD 0005		CALL	CDOS	********
OEFE	C3 0D60		JP	START	; ALLOW USER ANOTHER OPERATION
		PAGE			

Figure 15. EEPROM Programmer Software (page 13 of 37).

```
THIS ROUTINE CREATES A FILE CONTROL BLOCK FOR THE FILE
                                REQUESTED BY THE USER THROUGH CONSOLE INPUT.
                            ;*
                                INPUT:
                            ; #
                                        N/A
                            ;*
                                OUTPUT: FCB - CREATED FOR REQUESTED FILE NAME
                            3#
0F01
                            CRE8$FCB:
                                                          SAVE REGS
0F01
       F5
                                   PUSH
                                           AF
                                   PUSH
                                           BC
0F02
       C5
                                   PUSH
                                           DE
0F03
       D5
                                           HL
                                   PUSH
0F04
       E5
                                                          *****
                                   LD
                                           C,PRTLN
0F05
       0E 09
                                                          * PROMPT USER FOR FILENAME *
                                   LD
                                           DE,MSG2
0F07
       11 01AD
                                                          *******
                                   CALL
                                           CDOS
OFOA
       CD 0005
OFOD
       OE OA
                                   LD
                                           C.RDLN
                                                          ** * * * * * * * * * * * *
                                                          * GET USER RESPONSE *
                                   LD
                                           DE . CONBUF
OFOF
       11 050E
                                                          ********
                                   CALL
                                           CDOS
0F12
       CD 0005
                            ****** SET DISK DRIVE IN FCB *********************
                                           A,(CONBUF+3)
                                                          GET SECOND CHAR OF USER RESPONSE
0F15
       3A 0511
                                   LD
                                                          ;DID USER SPECIFY DISK DRIVE?
       FE 3A
                                   CP
                                           COLON
0F18
       28 OB
                                    JR
                                           Z,CR8$SD
                                                          ;YES
0F1A
)F1C
       0E 19
                                   LD
                                           C,CURDK
                                                          ;NO, *** GET CURRENT ***
OF1E
       CD 0005
                                   CALL
                                           CDOS
                                                              *** DISK DRIVE ***
0F21
       30
                                   INC
                                           A
                                                          CHANGE IT TO FCB FORMAT
0F22
       32 005C
                                   LD
                                           (FCBDK),A
                                                          SET CURRENT DRIVE IN FCB
0F25
       18 08
                                    JR
                                           CR8$C1
                                                          GET USER SPECIFIED DRIVE
0F27
       3A 0510
                            CR8$SD: LD
                                           A.(CONBUF+2)
                                           03H
                                                          CONVERT TO FCB FORMAT
0F2A
       E6 03
                                    AND
       32 005C
                                    LD
                                           (FCBDK),A
                                                          SET FCB
OF2C
                            CR8$C1: LD
                                           A, BLANK
0F2F
        3E 20
                                                          ****
        32 005D
                                    LD
                                           (FCBFN),A
                                                          * BLANK OUT *
0F31
                                                          * FILE NAME
0F34
        01 000A
                                    LD
                                           BC,10
                                                          ;* AND EXTENT *
                                    LD
                                           DE,FCBFN+1
        11 005E
0F37
                                                          ;* IN THE FCB *
                                    LD
                                           HL,FCBFN
        21 005D
OF3A
                                                          ******
                                    LDIR
OF3D
        ED BO
```

Figure 15. EEPROM Programmer Software (page 14 of 37).

		;******	SET FIL	E NAME IN FCB *1	*********
0F3 <b>F</b>	21 0510	L	.D	HL,COMBUF+2	SET POINTER TO POSSIBLE FILE NAME
0F42	3A 0511			A, (CONBUF+3)	GET SECOND CHAR OF USER RESPONSE
0F45	FE 3A			COLON	DID USER SPECIFY DISK DRIVE?
0F47	20 02			NZ,CR8\$C2	NO, SO POINTER IS CORRECT
0F49	23			HL	YES, *** BUMP POINTER PAST DISK ***
OF4A	23			HL	*** DRIVE TO FILE NAME ***
OF4B	11 005D	CR8\$C2: 1	.D	DE,FCBFN	SET DESTINATION POINTER
OF4E	3E 2E	CR8\$TA: I	LD .	A,PERIOD	*** AT EXTENT ***
0F50	BE	C	CP C	(HL)	*** MARKER? ***
0F51	28 08	Ċ	JR .	Z,CR8\$FT	YES
0F53	AF	)	KOR	A	3*** AT END OF ***
0F54	BE	(	CP	(HL)	*** USER INPUT? ***
	28 OE	,	JR	Z,CR8\$NR	TYES, SO LEAVE EXTENT BLANK
	ED AO	1	LDI		NO, MOVE A CHAR TO FCB
0F59	18 F3	•	JR	CR8\$TA	GO TRY ANOTHER CHAR HOVE
		*****	SET FI	LE TYPE (EXTENSI	OH) IN FCB ***************
0F5B	23	CR8\$FT:	INC	HL	BUMP POINTER TO EXTENT NAME
OF5C	11 0065		LD	DE .FCBFT	SET DESTINATION POINTER
OFSF	ED AO		LDI	,	*****
0F61	ED AO		LDI		* MOVE EXTENT NAME TO FCB *
0F63	ED AO		LDI		******
	48	CR8\$NR:	VND.	A	*** INITIALIZE ***
0F65	AF		LD	(FCBNR),A	*** NEXT RECORD PNTR ***
0 <b>F6</b> 6	32 007C		FD	(PUDINT) H	SANO HAVE HADDIN THAT AND
0F69	E1		POP	HL	RESTORE REGS
OF6A	D1		P0P	DE	
of6B	C1		POP	BC	
0F6C	F1		P0 <b>P</b>	AF	
OF6D	C9		RET		
		PAGE			

Figure 15. EEPROM Programmer Software (page 15 of 37).

```
;*
                                   THIS ROUTINE CONVERTS ADDRESSES INPUT THROUGH THE CONSOLE
                                   FROM ASCII TO PURE BINARY, AND STORES THEM IN APPROPRIATE
                                   SAVE AREAS.
                                   INPUT: N/A
                                   OUTPUT: REG A = 0, IF ADDR'S ENTERED PROPERLY
                                                 = -1, IF ADDR'S INVALID
                                           FLSTAD - *** THESE
                                           FSTADD - *** ADDRESSES ***
                              ;*
                                           LSTADD - ***
                                                            ARE
                                                                   ***
                                           NXTADD - ***
                                                            SET
                                                                   ***
                              ;*
                              SETSADDR:
OF6E
OF6E
        C5
                                      PUSH
                                              BC
                                                               SAVE REGS
        D5
                                      PUSH
                                              DE
OF6F
                                      PUSH
                                              HL
0F70
        E5
0F71
        DD E5
                                      PUSH
                                              IX
0F73
        FD E5
                                      PUSH
                                               IY
                                                               *** PROMPT USER ***
0F75
        0E 09
                                      LD
                                              C,PRTLN
                                                               ;*** FOR FILE
0F77
        11 01BB
                                      LD
                                              DE,MSG3
OF7A
        CD 0005
                                      CALL
                                              CDOS
                                                               *** STARTING ADDR ***
                                              C,RDLN
OF7D
        OE OA
                                      LD
                                      LD
                                               DE, CONBUF
                                                               * AWAIT RESPONSE
OF7F
        11 050E
                                               CDOS
                                      CALL
0F82
        CD 0005
                                                               ** * * * * * * * * * * *
                                                               ** SAVE RESPONSE **
                                               HL,FLSTAD
0F85
        21 0505
                                      LD
                                                               ;** IN FLSTAD
                                      CALL
                                               AS$TO$BI
0F88
        CD 1056
                                                               INVALID DIGITS INPUT?
        FE FF
                                      CP
                                               NEG1
QF8B
                                       JP
                                               Z,SET$RT
        CA 1021
                                                               YES
OF8D
                                                               CHECK ADDR FOR KILOBYTE BOUNDARY
0F90
        CD 1029
                                      CALL
                                               SET$KB
                                      CP
                                               NEG1
                                                               ;INVALID ADDR?
0F93
        FE FF
                                      JP
                                               Z,SET$RT
                                                               ;YES
        CA 1021
0F95
                                                               *** PROMPT USER ***
0F98
        0E 09
                                      LD
                                               C,PRTLN
                                                               *** FOR EEPRON
        11 0259
0F9A
                                      LD
                                               DE,MSG4
                                                                                  ***
                                       CALL
                                               CDOS
                                                               *** STARTING ADDR ***
OF9D
        CD 0005
```

Figure 15. EEPROM Programmer Software (page 16 of 37).

	MACRO-80 3.36	17-Mar-80	PAGE	1-21	
0FA0	OE OA		LD	C,RDLN	*****
0FA2	11 050E		LD	DE, CONBUF	* AWAIT RESPONSE *
0FA5	CD 0005		CALL	CDÓS	*****
OFA8	21 0507		LD	HL,FSTADD	;** SAVE RESPONSE **
OFAB	CD 1056		CALL	as\$to\$Bi	;** IN FSTADD **
OFAE	FE FF		CP	NEG1	; INVALID DIGITS INPUT?
OFB0	CA 1021		JP	Z,SET\$RT	;YES
0FB3	FE 01		CP	ONE	SANY DIGITS INPUT?
OFB5	20 12		JR	NZ,SET\$FA	3NO
OFB7	DD 21 0505		LD	IX,FLSTAD	;** THE START ADDR IN THE FILE **
OFBB	FD 21 0507		LD	IY,FSTADD	*** (FLSTAD) MUST BE LESS THAN THE **
OFBF	CD 103F		CALL	SET\$CMP	;** START ADDR OF THE PROM (FSTADD) **
0FC2	FE FF		CP	NEG1	;IS FLSTAD (= FSTADD?
OFC4	CA 1019		JP	Z,SET\$ER	;NO, ERROR
OFC7	18 08		JR	SET\$C3	;YES
OFC9	ED 58 0505	SET\$FA:		DE,(FLSTAD)	
OFCD	ED 53 0507		LD	(FSTADD),DE	3*** EQUAL TO FLSTAD ***
OFD1	CD 1029	SET\$C3:		SET\$KB	CHECK ADDR FOR KILOBYTE BOUNDARY
OFD4	FE FF		CP	NEG1	;INVALID ADDR?
0FD6	CA 1021		JP	Z,SET\$RT	;YES
OFD9	0E 09		LD	C,PRTLN	*** PROMPT USER ***
OFDB	11 0286		LD	DE,MSG5	;*** FOR EEPROM ***
OFDE	CD 0005		CALL	CDOS	3*** ENDING ADDR ***
OFE1	OE OA		LD	C,RDLN	3* * * * * * * * * * * * * * * * * * *
0FE3			LD	DE, CONBUF	;* AWAIT RESPONSE *
0FE6	CD 0005		CALL	CDOS	;* * * * * * * * * * * * * * * * * * *
0FE9	21 0509		LD	HL,LSTADD	;** SAVE RESPONSE **
OFEC	CD 1056		CALL	AS\$TO\$BI	;** IN LSTADD **
ofef	FE FF		CP	NEG1	;INVALID DIGIT INPUT?
OFF1	28 2E		JR	Z,SET\$RT	;YES
0FF3			LD	IX,FSTADD	;** PROM START ADDR (FSTADD) **
OFF7			LD	IY,LSTADD	;** MUST BE LESS THAN THE **
OFFB	CD 103F		CALL	SET\$CMP	;** PROM END ADDR (LSTADD) **
OFFE	FE FF		CP	NEG1	;IS FSTADD (= LSTADD?
1000	CA 1019		JP	Z,SET\$ER	;NO, ERROR
1003	ED 5B 0507		LD	DE,(FSTADD)	;** INIT HXTADD **
1007	ED 53 0503		LD	(NXTADD),DE	** TO FSTADD **

Figure 15. EEPROM Programmer Software (page 17 of 37).

```
1-22
                   17-Mar-80
                                   PAGE
     MACRO-80 3.36
                           SET$C5: LD
                                          C,PRTCHR
                                                         ** * * * * * * * *
100B
       0E 02
                                          E,CR
                                   LD
                                                         * MOVE CONSOLE *
100D
       1E 0D
100F
       CD 0005
                                   CALL
                                          CDOS
                                                         :* CURSOR TO
                                          E,LF
1012
       1E 0A
                                   LD
                                                         * NEW LINE
                                   CALL
                                          CDOS
                                                         *****
1014
       CD 0005
                                           SET$RT
       18 08
                                   JR
1017
1019
       0E 09
                            SETSER: LD
                                           C.PRTLN
                                                         *******
1019
       11 046B
                                   LD
                                           DE,ERR6
                                                         * PRINT ADDR ERROR *
                                                         ******
                                   CALL
                                           CDOS
101E
       CD 0005
                                                         RESTORE REGS
1021
       FD E1
                            SET$RT: POP
                                           IY
1023
       DD E1
                                   POP
                                           IX
                                   POP
                                           HL
1025
       E1
                                           DE
                                   POP
1026
       D1
                                   POP
                                           BC
1027
       C1
                                   RET
1028
       C9
                            *** CHECK ADDR TO BE SURE IT ***
                            *** IS ON A KILOBYTE BOUNDARY ***
                            SET$KB:
1029
                                           A.(HL)
                                                          :LOAD MSB
1029
       7E
                                   LD
                                                          ARE BITS LESS THAN 1024 SET?
                                   AND
                                           03H
102A
       E6 03
                                           NZ,S$K$ER
                                   JR
                                                          :YES
102C
       20 06
                                   INC
                                           HL
                                                          ;*** LOAD ***
102E
       23
                                           A,(HL)
                                                          ;*** LSB ***
                                   LD
102F
       7E
                                                          ARE ANY LSB BITS SET
                                   AND
1030
       A7
                                   JR
                                           NZ,S$K$ER
                                                          ;YES
1031
       20 01
                                   RET
1033
       C9
                            S$K$ER: LD
                                           C,PRTLN
                                                          ******
1034
       0E 09
                                                          * PRINT BOUNDARY ERROR *
                                           DE, ERR7
1036
       11 04A8
                                   LD
                                                          ******
       CD 0005
                                   CALL
                                           CDOS
1039
                                           A,NEG1
                                                          SET BOUNDARY ERROR FLAG
                                   LD
       3E FF
103C
                                   RET
103E
       C9
```

Figure 15. EEPROM Programmer Software (page 18 of 37).

\*\*\*\* CHECK RELATIVE MAGNITUDES OF ADDRESSES \*\*\*
\*\*\*\*\*\*\* IX SHOULD POINT TO SMALLER VALUE \*\*\*\*\*

103F		SETSCHP:		
103F	FD 7E 00	LD	A,(IY)	3LOAD MSB
1042	DD BE OO	CP	(IX)	;(IY) : (IX)
1045	38 OC	JŔ	C,S\$C\$ER	;(, IMPLIES ERROR
1047	20 08	JR	NZ,S\$C\$OK	;), MEANS LSB CAN BE IGNORED
1049	FD 7E 01	LD	A,(IY+1)	LOAD LSB
104C	DD BE 01	CP	(İX+1)	;(IY+1) : (IX+1)
104F	38 02	JR	C,S\$C\$ER	(, IMPLIES ERROR
1051	af	S\$C\$OK: XOR	l A	SET (IX) (= (IY) FLAG
1052	C9	RET		·
1053	3E FF	S\$C\$ER: LD	A,NEG1	SET (IX) ) (IY) FLAG
1055	C9	RET	•	·
		PAGE		

Figure 15. EEPROM Programmer Software (page 19 of 37).

```
;*
                                   THIS ROUTINE CONVERTS ASCII ADDRESSES INTO BINARY.
                               ;*
                                    INPUT:
                                            HL - PNTR TO SAVE AREA FOR CONVERTED ADDR
                               ;*
                                             CONBUF - THE CONSOLE BUFFER CONTAINING ASCII
                                                      TO BE CONVERTED
                                   OUTPUT: (HL) - WORD WITH BINARY ADDRESS
                                             REG A = 1, IF (SEMI)-VALID HEX INPUT BY USER
                               ;*
                              ;*
                                                   = 0, IF NO HEX CHAR'S WERE INPUT
                                                   = -1, IF INVALID INPUT BY USER
                               ;*
1056
                              AS$TO$BI:
1056
        C5
                                      PUSH
                                              BC
                                                               SAVE REGS
1057
        E5
                                      PUSH
                                              HL
1058
                                      PUSH
        DD E5
                                               IX
105A
        FD E5
                                      PUSH
                                               IY
105C
                                      XOR
        AF
                                               A
                                                               *****
105D
                                      LD
        47
                                               B,A
                                                               ;* CLEAR BC *
                                      LD
105E
        4F
                                               C.A
                                               (HL),A
                                                               ;*** ZERO THE SAVE AREA ***
105F
        77
                                      LD
1060
        23
                                      INC
                                               HL
                                                               ;*** AND SET HL PHTR TO ***
1061
        77
                                      LD
                                               (HL),A
                                                               ;*** LSB OF SAVE AREA ***
1062
                                                               ; IY POINTS TO # OF CHAR IN CONBUF
        FD 21 050F
                                      LD
                                               IY, CONBUF+1
1066
        FD 4E 00
                                      LD
                                                               SET BC TO # OF CHAR IN CONBUF
                                               C,(IY)
                                                               ;IS CONBUF EMPTY?
                                      CP
1069
        B9
                                               C
106A
                                       JR
                                               Z,ASBSRT
        28 37
                                                               ;YES
                                      PUSH
106C
        FD E5
                                               IY
                                                               ;NO, *** SET IX PNTR ***
                                      POP
106E
        DD E1
                                               IX
                                                                    *** TO LAST CHAR ***
1070
        DD 09
                                      ADD
                                               IX,BC
                                                                    *** IN CONBUF
1072
        FD 36 00 30
                                      LD
                                               (IY),'Q'
                                                               SET IN CASE ODD # OF CHAR IN CONBUF
1076
        06 02
                                      LD
                                               B,2
                                                               SINIT LOOP COUNTER
1078
        79
                                      LD
                                               A,C
                                                               *** DID USER RESPOND WITH ***
1079
        FE 03
                                      CP
                                               3
                                                               *** LESS THAN 3 DIGITS? ***
                                       JR
                                               NC,A$B$C2
107B
        30 01
                                      DEC
107D
        05
                                                               YES, SET LOOP COUNTER TO 1
107E
        CD 10AA
                              A$B$C2: CALL
                                               A$B$CONV
                                                               CONVERT LS NIBBLE
1081
        FE FF
                                      CP
                                               NEG1
                                                               ; INVALID HEX INPUT?
```

Figure 15. EEPROM Programmer Software (page 20 of 37).

	MACRO-80 3.36	17-Mar-80	PAGE	1-25	
1083	28 16		JR	Z,ASBSER	;YES ;NO, SAVE LS NIBBLE
1085 1087	ED 67 DD 2B		RRD DEC	IX	BUMP THE ASCII PNTR
1089	CD 10AA		CALL	A\$B\$CONV	CONVERT MS NIBBLE
108C	FE FF		CP	NEG1	; INVALID HEX INPUT?
108E	28 OB		JR	Z,A\$B\$ER	3YES
1090	ED 67		RRD	-	; SAVE MS NIBBLE
1092	DD 2B		DEC	IX	BUMP THE ASCII PNTR
1094	28		DEC	HL	SET PHTR TO MSB OF ADDR SAVE AREA
1095	10 E7		DJNZ	A\$B\$C2	JUMP BACK IF NOT DONE
1097	3E 01		LD	A,ONE	SET INPUT OK FLAG
1099	18 08		JR	A\$B\$RT	
109B	0E 09	A\$B\$ER:		C,PRTLN	*****
109D	11 04A8		LD	DE,ERR7	* PRINT INVALID ADDR ERROR *
10A0	CD 0005		CALL	CDOS	***
10A3	FD E1	A\$B\$RT:		IY	RESTORE REGS
10A5	DD E1		POP	IX	
10A7	E1		POP	HL.	
10A8	C1		POP	BC	
10A9	C9		RET		
10AA		A\$B\$CON	٧:		
10AA	DD 7E 00		LD	A,(IX)	LOAD CHAR TO BE CONVERTED
10AD	FE 47		CP	'F'+1	;*** FILTER SOME ***
10AF	30 09		JR	NC,A\$B\$CE	;*** BAD INPUTS ***
1081	FE 3A		CP	'9'+ <del>1</del>	*****
10B3	38 02		JR	C,A\$B\$C5	;* CONVERT ASCII *
10B5	D6 07		SUB	7	* TO HEXIDECIMAL *
1087	eg of	A\$B\$C5:		OFH	3* × * * * * * * *
1 <b>0B</b> 9	C9		RET		
10BA		A\$B\$CE:		A,NEG1	SET INVALID DIGIT FLAG
10BC	CŶ		RET		
		PAGE			

Figure 15. EEPROM Programmer Software (page 21 of 37).

```
THIS ROUTINE POSITIONS A DISK FILE SO THAT THE FIRST RECORD
                                   IN DSKBUF IS THE ONE TO BE PROGRAMMED INTO THE FIRST EEPROM.
                              ;*
                              ;*
                                            FLSTAD - START ADDR OF PROG ON DISK
                              ;*
                                  INPUT:
                              ;*
                                            FSTADD - FIRST ADDR TO BE PROGRAMMED
                              ;*
                                  OUTPUT: DISK FILE IS POSITIONED SO THAT NEXT READ GETS
                              ;*
                                            PROPER RECORD.
                              ;*
                              ;*
                                            REG A = 0, IF FILE POSITIONED W/O ERRORS
                              ;*
                                                  = -1, IF FILE POSITIONING ERROR
10BD
                              POS$FIL:
                                      PUSH
                                              BC
                                                              SAVE REGS
10BD
       C5
                                      PUSH
                                              DE
108E
       D5
                                      PUSH
                                              HL
10BF
        E5
                                      PUSH
                                              ΙX
10C0
        DD E5
                                                              ;INIT ** HL WITH **
                                              A, (FLSTAD)
10C2
        3A 0505
                                      LD
                                      LD
                                                                    ** START **
10C5
        67
                                              H,A
                                      LD
                                              A,(FLSTAD+1)
10C6
        3A 0506
                                                                    ** ADDR
                                                                    ** ON FILE **
1009
                                      LD
                                              L,A
        6F
10CA
        DD 21 0507
                                      LD
                                              IX,FSTADD
                                                                    * PNTR TO EEPROM FIRST ADDR
                              POSSNR: LD
                                              DE,RECSIZ
                                                              *** ADD REC SIZE ***
10CE
        11 0080
                                                              :*** TO FLSTAD ***
                                      ADD
                                              HL,DE
10D1
        19
                                                              :LOAD MSB
1002
        DD 7E 00
                                              A,(IX)
                                      LD
                                      CP
                                                              ;**#
                                                                        FLSTAD > FSTADD
10D5
        BC
                                              Н
                                              C,POS$DN
                                                              *** FSTADD IS W/IN NEXT RECORD ***
        38 20
                                      JR
10D6
                                              NZ,POS$RD
                                                              FLSTAD = FSTADD ... LOAD LSB
                                      JŔ
10D8
        20 06
10DA
        DD 7E 01
                                      LD
                                              A_{i}(IX+1)
                                                              ;LOAD LSB
10DD
                                      CP
                                                              ***
                                                                        FLSTAD > FSTADD
        BD
                                              C,POS$DN
10DE
                                      JR
                                                              *** FSTADD IS W/IN NEXT RECORD ***
        38 18
10E0
                              POSSRD: LD
                                              C, RDFIL
                                                              ******
        0E 14
10E2
        11 005C
                                      LD
                                              DE,FCB
                                                              * READ A DISK RECORD *
                                                              *****
10E5
        CD 0005
                                      CALL
                                              CDOS
1028
        FE 00
                                      CP
                                              ZERO
                                                              READ COMPLETE?
                                      JŔ
                                              Z,POS$NR
10EA
        28 E2
                                                              YES, GO LOOK AT NEXT RECORD
10EC
        0E 09
                                      LD
                                              C,PRTLN
                                                              :NO, * * * * * * * * * * * * * * * * * *
                                              DE, ERRA
                                                                   * PRINT ERROR OR UNEXPECTED EOF *
10EE
        11 04CA
                                      LD
                                              CDOS
                                      CALL
                                                                   * * * * * * * * * * * * * * * * * *
10F1
        CD 0005
```

Figure 15. EEPROM Programmer Software (page 22 of 37).

	MACRO-80 3.36	17-Mar-80	PAGE	1-27	
10F4	3E FF		LD	A,NEG1	SET ERROR FLAG
10 <b>F</b> 6	18 01		JR	POSSRT	•
10F8	AF	POS\$DN:	XOR	A	SET NO ERRORS FLAG
10F9	DD E1	POS\$RT:	POP	IX	RESTORE REGS
10FB	E1		POP	HL	
LOFC	D1		POP	DE	
LOFD	C1		POP	BC	
10FE	C9		RET		
		PAGE			

Figure 15. EEPROM Programmer Software (page 23 of 37).

```
;*
                                  THIS ROUTINE FILLS DSKBUF WITH DATA READ FROM A DISK FILE.
                             ;*
                                  THE MAXIMUM SIZE BLOCK READ IS 1024 BYTES (THE SIZE OF THE
                                  HNVM 3008 EEPROM).
                             ;*
                                  INPUT: N/A
                             ;*
                             ;*
                                  OUTPUT: DSKBUF - FILLED WITH RECORDS JUST READ
                             ;#
                             ;*
                                           REG A = -1, IF NO RECORDS READ
                                                 = 0, IF RECORDS READ OK
                             ;*
                             ;*
10FF
                             RD$FIL:
10FF
       C5
                                     PUSH
                                             BC
                                                             SAVE REGS
1100
       D5
                                     PUSH
                                             DE
1101
       E5
                                     PUSH
                                             HL.
1102
       06 08
                                     LD
                                             B,BF
                                                             ; INITIALIZE LOOP COUNTER
1104
        11 0560
                                     LD
                                             DE . DSKBUF
                                                             ;INITIALIZE DSKBUF PNTR
                             *** READ LOOP ***
110
        D5
                             RD$RA: PUSH
                                                             SAVE DSKBUF PHTR
                                                             *********
1108
        0E 14
                                     LD
                                             C,RDFIL
110A
        11 005C
                                     LD
                                             DE,FCB
                                                             * READ A DISK RECORD
110D
       CD 0005
                                     CALL
                                             CDOS
                                                             ******
1110
                                     POP
                                             DE
                                                             RESTORE DSKBUF PHTR
       D1
1111
       FE 01
                                     CP
                                             ONE
                                                             :EOF?
                                             Z,RD$EF
1113
       28 OE
                                     JR
                                                             ;YES
1115
       C5
                                     PUSH
                                             BC
                                                             SAVE LOOP COUNTER
1116
       01 0080
                                     LD
                                             BC,RECSIZ
                                                             ;NO, *** MOVE DATA FROM ***
1119
        21 0080
                                     LD
                                             HL,CDOS$DB
                                                                  *** CDOS DISK BUFFER ***
111C
       ED BO
                                     LDIR
                                                                  ***
                                                                        TO DSKBUF
                                                             RESTORE LOOP COUNTER
                                     POP
111E
       C1
                                             BC
                                     DJNZ
                                             RD$RA
111F
        10 E6
                                                             GO READ ANOTHER RECORD UNTIL BUF FULL
                                             RD$C3
1121
        18 09
                                     JR
                             :*** END LOOP
                                             ***
1123
        3E 08
                             RDSEF: LD
                                             A,BF
                                                             *** DOES LOOP COUNTER INDICATE ***
1125
        Bå
                                     CP
                                                             *** AT LEAST ONE RECORD READ? ***
                                             В
1126
        20 04
                                     JR
                                             NZ,RD$C3
                                                             ;YES
```

Figure 15. EEPROM Programmer Software (page 24 of 37).

	MACRO-80 3.36	17-Mar-80	PAGE	1-29	
1128 112A	3E FF 18 01		L <b>D</b> Jr	A,NEG1 RD\$RT	;NO, SET REG A AS NO RECS READ
112C	AF	RD\$C3:	XOR	A	SET REG A AS RECS READ
112D 112E 112F 1130	E1 D1 C1 C9	RD\$RT:	POP POP POP RET	HL DE BC	RETORE REGS

Figure 15. EEPROM Programmer Software (page 25 of 37).

```
THIS ROUTINE CLEARS A EEPROM TO ZEROS THROUGH THE FOLLOWING
                              ;*
                                  SEQUENCE OF CONTROL LINE MANIPULATIONS:
                             ;*
                             3*
                                                     CS = 0
                                                     CE = 1
                             ;*
                             ;*
                                                     OE = 1
                                                     VDD = 0,
                             ;*
                                  FOLLOWED BE OF BEING PULSED FROM 1 TO 0. AFTER THESE
                             ;*
                                  MANIPULATIONS, THE EEPROM IS CHECKED TO BE SURE IT CONTAINS
                             ;*
                             ;*
                                  ALL ZEROS.
                             ;*
                             ;*
                                  INPUT: N/A
                             ;*
                             ;*
                                  OUTPUT: EEPROM IS CLEARED
                             ;*
                                          REG A = 0 - IF EEPROM ERASED
                             ;*
                                                = 1 - IF EEPROM NOT ERASED
1131
                             ERASIC:
1131
                                     PUSH
       C5
                                             BC
                                                             SAVE REGS
1132
       05
                                     PUSH
                                             DE
1133
       E5
                                     PUSH
                                             HL
1134
       0E 09
                                             C.PRTLN
                                     LD
1136
       11 0330
                                     LD
                                             DE, MSGERA
                                                             * NOTIFY USER OF ERASE IN PROGRESS *
1139
       CD 0005
                                     CALL
                                             CDOS
                                                             ***************
113C
       3E OE
                                     LD
                                             A,V$5+D$CE+D$GE ;*** INIT CONTROL LINES ***
113E
       D3 24
                                     OUT
                                             (PROMD),A
                                                             *** BEFORE APPLYING 17V ***
       E6 F7
                                     AND
                                             V$17
1140
                                                             ** CLEAR VDD BIT, **
1142
       D3 24
                                     OUT
                                             (PROMD),A
                                                             ** RESULT - VDD = 17V **
1144
       CD 117B
                                     CALL
                                             V$STABL
                                                             WAIT FOR VOLTAGE TO STABLIZE
1147
       E6 FD
                                     AND
                                             E$0E
                                                             *** PULSE OE LOW, FORCING ***
                                     OUT
1149
       D3 24
                                             (PROMD),A
                                                             *** THE ERASE TO BEGIN ***
                                                             OE PULSE WIDTH IS 100 MICRO-SECS
114B
       06 1E
                                     LD
                                             B,30
                                                             *** THIS LOOP DELAYS **
114D
       10 FE
                                     DJNZ
                                                             *** FOR 99 OUT OF **
114F
       00
                                     NOP
                                                             :** THE 100 REQUIRED **
1150
       F6 02
                                     OR
                                             D$OE
                                                             ;*** SET DE BACK ***
1152
       D3 24
                                     OUT
                                             (PROMD),A
                                                             ;*** TO INACTIVE ***
```

Figure 15. EEPROM Programmer Software (page 26 of 37).

```
OR
                                               V$5
                                                               ;*** SET VDD BIT,
        F6 08
1154
                                               (PROMD),A
                                                               *** RESULT - VDD = 5V ***
        D3 24
                                      OUT
1156
                                                               WAIT FOR VOLTAGE TO STABLIZE
                                               V$STABL
1158
        CD 117B
                                      CALL
                                      CALL
                                               IC$RD
                                                               FILL THE EEPROM BUFFER
115B
        CD 1182
                               *** VERIFY THAT IC WAS ERASED (ALL ZEROS) ***
                                                               ;INITIALIZE ** BUFFER LENGTH **
                                       LD
                                               BC, BF*RECSIZ
115E
        01 0400
        21 0960
                                      LD
                                               HL, PROMBE
                                                                           ** BUFFER POINTER **
1161
                                                               ì
                                       XOR
                                                                           ** COMPARISON REG **
1164
        AF
                              ERASCP: CPI
1165
        ED A1
                                                               JUMP IF BUFFER DID NOT CONTAIN ZERO
        20 05
                                       JŘ
                                               NZ,ERA$E2
1167
                                               PE, ERASCP
                                                               JUMP IF NOT END OF BUFFER
                                       JP
1169
        EA 1165
                                                               RETURN TO CALLER WITH ERROR NOT SET
                                       JR
                                               ERA$RT
        18 09
116C
                                                               *** NOTIFY USER ***
                               ERA$E2: LD
                                               C,PRTLN
116E
        0E 09
                                                               *** THAT EEPROM ***
1170
        11 0381
                                       LD
                                               DE,ERR2
                                                               ;*** DID NOT ERASE ***
        CD 0005
1173
                                       CALL
                                               CDOS
                                                               SET ERROR FLAG FOR RETURN TO CALLER
                                       INC
        30
                                               A
1176
                                                               RESTORE REGS
                               ERASRT: POP
1177
        E1
                                               HL
1178
        D1
                                       POP
                                               DE
1179
        C1
                                       POP
                                               BC
117A
        C9
                                       RET
                               *** THIS ROUTINE ESSENTIALLY A WAIT LOOP TO ***
                               *** ALLOW THE 5V - 17V SWITCH TO STABLIZE. ***
                               *** WAIT TIME IS APPROX 60 MICRO-SECONDS.
                               V$STABL:
117B
        C5
                                       PUSH
                                               BC
117B
117C
        06 10
                                       LD
                                               B,10H
                                       DJNZ
                                               $
117E
        10 FE
                                       P0P
                                               BC
1180
        CI
                                       RET
1181
        C9
                               PAGE
```

17-Mar-80

MACRO-80 3.36

PAGE

1-31

Figure 15. EEPROM Programmer Software (page 27 of 37).

```
;×
                                  THIS ROUTINE READS THE CONTENTS OF A EEPROM INTO ITS
                             ;*
                                  DEDICATED BUFFER AREA
                             ;*
                             ;*
                                  INPUT: N/A
                             ;*
                             ;*
                                  OUTPUT: PROMBF - CONTAINS EEPROM IMAGE
                             ;*
                             IC$RD:
1182
                                                             SAVE REGS
                                     PUSH
1182
                                             AF
       F5
                                             BC
1183
       C5
                                     PUSH
                                     PUSH
                                             DE
        D5
1184
                                     PUSH
                                             HL.
1185
       E5
                                                             *** PROGRAM PORTS B, C - OUTFUT ***
                                             A,CCW2
                                     LD
1186
        3E 90
                                                                                  A - INPUT ***
                                                             ***
                                     OUT
                                             (PCNTRL),A
1188
       D3 23
                                             A.V$5+D$CE+E$CS ;*** VDD = 5V, DISABLE CE, ***
                                     LD
        3E OD
118A
                                                             *** ENABLE OF & CS
                                     OUT
                                             (PROMD),A
        D3 24
118C
                                                             ;INITIALIZE * PORT ADDR FOR INPUTS
                                             C,PROMA
                                     LD
118E
        0E 20
                                                                        * EEPROM ADDR
                                             DE,0
        11 0000
                                     LD
1190
                                                             ;
                                                                        * EEPROM BUFFER PNTR
                                             HL, PROMBE
1193
        21 0960
                                                             ì
                              **** LOOP UNTIL END OF EEPROM IS READ ***
                                                             ;SAVE CONTROL LINE STATUS
                              IC$RA: PUSH
                                             AF
1196
        F5
                                                             ;* * * * * * * * *
                                             A,D
                                      LD
1197
        7A
                                                             * SET EEPROM
                                      OUT
                                              (PROMC),A
        D3 22
1198
                                                             * ADDR BUS
                                      LD
                                              A,E
        7B
119A
                                                             ******
                                              (PROMB),A
        D3 21
                                      OUT
119B
                                                             RESTORE CONTROL LINE STATUS
                                      POP
119D
                                                             *** ACTIVATE ***
                                              E$CE
119E
        E6 FB
                                      AND
                                                             *** CHIP ENABLE ***
                                              (PROMD),A
11A0
        D3 24
                                      OUT
                                                             READ EEPROM DATA BUS
                                              B,(C)
                                      IN
        ED 40
11A2
                                                              :*** DEACTIVATE ***
                                              DSCE
                                      OR
11A4
        F6 04
                                                             ;*** CHIP ENABLE ***
                                              (PROMD),A
                                      OUT
        D3 24
11A6
                                                              PUT BYTE JUST READ INTO PROMBF
                                      LD
                                              (HL),B
        70
1148
```

Figure 15. EEPROM Programmer Software (page 28 of 37).

	MACRO-80 3.36	17-Mar-80	PAGE	1-33	
1149	23		INC	HL	BUMP PROMBE PNTR
11AA	13		INC	DE	BUMP EEPROM ADDR
11AB	CB 52		BIT	2,D	;DID ADDR OVERFLOW INTO BIT 11? ;(IE, ADDR ) 1K)
11AD	28 E7		JR	Z,IC\$RA	NO, GO READ ANOTHER BYTE
		;***	END LOOP	***	
11AF	E1		POP	HL	RESTORE REGS
11B0	D1		POP	DE	·
1181	C1		POP	BC	
1182	F1		POP	AF	
1183	C9		RET		
		PAGE			

Figure 15. EEPROM Programmer Software (page 29 of 37).

```
THIS ROUTINE TRANSFERS DATA FROM THE DISK FILE BUFFER AREA
                                  TO THE EEPHON
                             ;*
                                  INPUT:
                                           DSKBUF - BUFFER CONTAINING DATA TO BE PROGRAMMED.
                                           NXTADD - NEXT ADDR TO BE PROGRAMMED, ASSUMED TO BE
                                                   ON A KILOBYTE BOUNDARY.
                             ;*
                             ;*
                                           LSTADD - LAST ADDR TO BE PROGRAMMED.
                                  OUTPUT: EEPRON IS PROGRAMMED
1184
                             PROGSIC:
                                     PUSH
                                                            SAVE REGS
1184
       F5
                                             AF
                                     PUSH
                                             BC
1185
       C5
11B6
       D5
                                     PUSH
                                             DE
1187
       E5
                                     PUSH
                                             HL
11B8
       OE 09
                                     LD
                                             C.PRTLN
11BA
       11 0346
                                     LD
                                             DE , MSGPRG
                                                             * NOTIFY OF PROGRAMMING IN PROGRESS *
11BD
       CD 0005
                                     CALL
                                             CDOS
                                                            ********
                                                            ;INIT * * * * * * * * * * * * * * *
11C0
       CD 12C1
                                     CALL
                                             INIT$BCT
                                     LD
                                                                  * EEPROM PROGRAM COUNTER *
11C3
                                             H,B
       60
                                     LD
11C4
       69
                                             L,C
11C5
       ED 5B 0503
                                     LD
                                             DE,(NXTADD)
1109
       43
                                     LD
                                             8,E
                                                                  ** NEXT **
11CA
                                     LD
                                             C,D
                                                                  ** ADDR **
       4A
11CB
       C5
                                     PUSH
                                             BC
                                                                  *********
                                             DE,DSKBUF
                                                                  * DSKBUF PNTR
11CC
       11 0560
                                     LD
                                                             *** PROGRAM PORTS A, B, C ***
11CF
       3E 80
                                     LD
                                             A,CCW1
       D3 23
                                     OUT
                                             (PCNTRL),A
                                                             *** FOR LATCHED OUTPUT ***
11D1
11D3
       3E 0E
                                     LD
                                             A, V$5+D$0E+D$CE ;***
                                                                     VDD = 5V,
1105
       D3 24
                                     OUT
                                             (PROMD),A
                                                            ;*** DISABLE CS, OE, CE ***
                                                             ;** CLEAR VDD BIT, **
                                     AND
                                             V$17
1107
       E6 F7
                                                             ** RESULT - VDD = 17V **
                                     OUT
                                             (PROMD),A
11D9
       D3 24
                                                             WAIT FOR VOLTAGE TO STABLIZE
       CD 117B
                                     CALL
                                             V$STABL
11DB
```

Figure 15. EEPROM Programmer Software (page 30 of 37).

## 3\*\*\* LOOP UNTIL EEPROM IS PROGRAMMED \*\*\*

11DE   C1						
11E0		C1	PRG\$NB:			RESTORE NXTADD
11E1	11DF	F5		PUSH	AF	SAVE CONTROL LINE STATUS
11E1						
11E3	11E0	78		LD		3* * * * * * * *
11E4 D3 21  11E6 1A 11E7 D3 20  11E8 D3 20  11E9 13  11E9 13  11E9 13  11E0 E6 F1 POP AF RESTORE CONTROL LINE STATUS 11EB 03  11EC C5 PUSH BC RESTORE CONTROL LINE STATUS 11EB 03  11EC C5 PUSH BC RESTORE CONTROL LINE STATUS 11EB 03  11EC C5 PUSH BC RESTORE NATADD **  11ED E6 FB AND E*CE RESTORE NATADD **  11ED E6 FB AND E*CE RESTORE NATADD **  11E1 D8 E6 FB AND E*CE RESTORE NATADD **  11E1 D8 E6 FB AND E*CE RESTORE NATADD **  11E1 O6 1E LD B,30 RESTORE NATADD **  11F1 O6 1E LD B,30 RESTORE NATADD **  11F2 10 FE DJNZ \$ RESTORE NATADD **  11F3 10 FE DJNZ \$ RESTORE NATADD **  11F6 F6 O4 OR D*CE RESTORE NATADD **  11F6 F6 O4 OR D*CE RESTORE NATADD **  11F6 F6 O4 OR D*CE RESTORE NATADD **  11F6 F6 O4 OR D*CE RESTORE NATADD **  11F7 OF RESTORE NATADD **  11F8 D3 24 OUT (PROND),A RESTORE NATADD **  11F9 D3 RESTORE NATADD **  11F1 O6 1E LD B,30 RESTORE NATADD **  11F1 O6 1E LD B,30 RESTORE NATADD **  11F1 O6 1E LD B,30 RESTORE NATADD **  11F1 O6 1E LD B,30 RESTORE NATADD **  11F1 O6 1E LD B,30 RESTORE NATADD **  11F2 D3 24 OUT (PROND),A RESTORE REGS  11F1 OF RESTORE REGS  11F1 OF RESTORE REGS  11F2 OUT RESTORE REGS  11F2 OUT RESTORE REGS  11F1 OF RESTORE REGS	11E1	D3 22		OUT	(PROMC),A	* SET EEPROM *
11E6 1A	1123	79		LD	A,C	;* ADDR LINES *
11E7 D3 20  OUT (PROMA),A ;*** DATA LINES ***  11E9 13  INC DE ;*** BUMP DSKBUF PNTR  11EB 03  INC BC ;** BUMP AND **  11EB 03  INC BC ;** STORE CONTROL LINE STATUS  11EB 03  INC BC ;** STORE NXTADD **  11ED E6 FB AND E\$CE;*** STORE NXTADD **  11ED E6 FB AND E\$CE;*** TORE NXTADD **  11ED E6 FB AND E\$CE;*** CE ***  11ED D3 24  OUT (PROMD),A ;**** CE ***  11F1 06 IE LD B,30 ;*** THIS LOOP DELAYS **  11F3 10 FE DJNZ \$ ;*** FOR 99 OUT OF THE **  11F3 10 FE DJNZ \$ ;*** TOO REQUIRED **  11F6 F6 04  11F8 D3 24  OUT (PROMD),A ;**** CE ***  11F8 D3 24  OUT (PROMD),A ;**** CE ***  11F9 37  SCF ;*** DECREMENT EEPROM PROGRAM COUNTER *  11FD 37  SCF ;*** DECREMENT EEPROM PROGRAM COUNTER *  11FE ED 42  SBC HL,BC ;**** ** ** ** ** ** ** ** ** **  1200 20 DC JR NZ,PRG\$NB ;BRANCH BACK UNTIL DONE  1204 D3 24  OUT (PROMD),A ;**** SET VDD BIT, ***  1205 CD 117B CALL V\$STABL ;WAIT FOR VOLTAGE TO STABLIZE  1209 C1 POP BC  1200 C1 POP BC  1200 F1 POP BC		D3 21		OUT	(PROMB),A	****
11E7 D3 20  OUT (PROMA),A ;*** DATA LINES ***  11E9 13  INC DE ;*** BUMP DSKBUF PNTR  11EB 03  INC BC ;** BUMP AND **  11EB 03  INC BC ;** STORE CONTROL LINE STATUS  11EB 03  INC BC ;** STORE NXTADD **  11ED E6 FB AND E\$CE;*** STORE NXTADD **  11ED E6 FB AND E\$CE;*** TORE NXTADD **  11ED E6 FB AND E\$CE;*** CE ***  11ED D3 24  OUT (PROMD),A ;**** CE ***  11F1 06 IE LD B,30 ;*** THIS LOOP DELAYS **  11F3 10 FE DJNZ \$ ;*** FOR 99 OUT OF THE **  11F3 10 FE DJNZ \$ ;*** TOO REQUIRED **  11F6 F6 04  11F8 D3 24  OUT (PROMD),A ;**** CE ***  11F8 D3 24  OUT (PROMD),A ;**** CE ***  11F9 37  SCF ;*** DECREMENT EEPROM PROGRAM COUNTER *  11FD 37  SCF ;*** DECREMENT EEPROM PROGRAM COUNTER *  11FE ED 42  SBC HL,BC ;**** ** ** ** ** ** ** ** ** **  1200 20 DC JR NZ,PRG\$NB ;BRANCH BACK UNTIL DONE  1204 D3 24  OUT (PROMD),A ;**** SET VDD BIT, ***  1205 CD 117B CALL V\$STABL ;WAIT FOR VOLTAGE TO STABLIZE  1209 C1 POP BC  1200 C1 POP BC  1200 F1 POP BC					•	•
11E7 D3 20  OUT (PROMA),A ; **** DATA LINES ****  11E9 13 INC DE ; BUMP DSKBUF PNTR 11EA F1 POP AF ; RESTORE CONTROL LINE STATUS 11EB 03 INC BC ; ** BUMP AND ** 11EC C5 PUSH BC ; *** STORE NXTADD **  11ED E6 FB AND E\$CE ; *** ENDEL ***  11ED E6 FB AND E\$CE ; *** ENDEL ***  11EF D3 24 OUT (PROMD),A ; **** CE ***  11F1 O6 IE LD B,30 ; *** THIS LOOP DELAYS **  11F3 10 FE DJNZ \$ ; *** FOR 99 OUT OF THE **  11F5 00 NOP ; *** 100 REQUIRED ***  11F6 F6 O4 OR D\$CE ; **** CE ***  11F8 D3 24 OUT (PROMD),A ; **** CE ***  11F9 O7 SCF ; **** CE ***  11F0 37 SCF ; ***** EPO PROGRAM COUNTER **  11F1 O20 DC JR MZ,PRG\$MB ; BRANCH BACK UNTIL DONE  1200 DC JR W\$ STABL ; WAIT FOR VOLTAGE TO STABLIZE  1200 C1 POP BC ; RESTORE REGS  1200 F1 POP BC ; RESTORE CONTROL LINE STATUS  1201 F1 POP BC ; **********************************	11E6	1A		LD	A,(DE)	*** SET EEPROM ***
11E9		D3 20		OUT	(PROMA).A	:*** DATA LINES ***
11EA					7	,
11EA	11E9	13		INC	DE	BUMP DSKBUF PNTR
ILEB   03					ΔF	
11EC   C5						•
11ED						7
11EF   D3 24	IIEC	63		ruan	<b>DC</b>	Any STOKE HYTHAN **
11EF   D3 24		F / FF		AUR	CACE	HER TIGALT HER.
11F1						
11F1 06 1E	11EF	D3 24		001	אין לעמטאר)	; xxx CG xxx
11F1 06 1E						OP ONCE NIBEL IC LOA MICOGGE
11F3 10 FE		• • • •				
11F5 00 NOP 3** 100 REQUIRED **  11F6 F6 04 OR D\$CE 3*** DISABLE ***  11F8 D3 24 OUT (PROND),A 3*** CE ***  11FA 01 0000 LD BC,ZERO 3** ** ** ** ** ** ** ** ** ** **  11FB D3 37 SCF 3** DECREMENT EEPROM PROGRAM COUNTER **  11FE ED 42 SBC HL,BC 3** ** ** ** ** ** ** ** ** ** **  1200 20 DC JR NZ,PRG\$NB 3BRANCH BACK UNTIL DONE  3*** END LOOP ***  1202 F6 08 OR V\$5 3*** SET VDD BIT, ***  1204 D3 24 OUT (PROND),A 3*** RESULT - VDD = 5V ***  1206 CD 117B CALL V\$STABL 3WAIT FOR VOLTAGE TO STABLIZE  1209 C1 POP BC 3CLEAN UP STACK 3RESTORE REGS  1200 E1 POP BC 3CLEAN UP STACK 3RESTORE REGS  1200 F1 POP AF  120E C9 RET					•	
11F6 F6 04					5	
11F8 D3 24  OUT (PROMD),A ;*** CE ***  11FA 01 0000  LD BC,ZERO ;* ** * * * * * * * * * * * * * * * *	11F5	00		HOP		;** 100 REQUIRED **
11F8 D3 24  OUT (PROMD),A ;*** CE ***  11FA 01 0000  LD BC,ZERO ;* ** * * * * * * * * * * * * * * * *						
11FA 01 0000  LD BC,ZERO ;* ** * * * * * * * * * * * * * * * * *		• • • •				
11FD   37   SCF   3* DECREMENT EEPROM PROGRAM COUNTER *   11FE   ED 42   SBC   HL,BC   3* * * * * * * * * * * * * * * * * *	11F8	D3 24		OUT	(PROMD),A	3*** CE ***
11FD   37   SCF   3* DECREMENT EEPROM PROGRAM COUNTER *   11FE   ED 42   SBC   HL,BC   3* * * * * * * * * * * * * * * * * *						
SBC   HL,BC   SRANCH BACK UNTIL DONE	11FA	01 0000			BC,ZERO	
1200   20 DC   JR   NZ,PRG\$NB   BRANCH BACK UNTIL DONE	11FD	37				
1200   20 DC   JR   NZ,PRG\$NB   3BRANCH BACK UNTIL DONE	11FE	ED 42		SBC	HL,BC	************
;*** END LOOP ***  1202	1200	20 DC		JR	NZ,PRG\$NB	BRANCH BACK UNTIL DONE
1202 F6 08 OR V\$5 ;*** SET VDD BIT, *** 1204 D3 24 OUT (PROMD),A ;*** RESULT - VDD = 5V *** 1206 CD 117B CALL V\$STABL ;WAIT FOR VOLTAGE TO STABLIZE  1209 C1 POP BC ;CLEAN UP STACK 120A E1 POP HL ;RESTORE REGS 120B D1 POP DE 120C C1 POP BC 120D F1 POP AF 120E C9 RET					·	·
1204 D3 24 1206 CD 117B  CALL V\$STABL  1209 C1 1209 C1 1200 E1 1200 D1 1200 D1 1200 C1 1200 F1 1200 C9  DUT (PROMD),A 3**** RESULT - VDD = 5V *** 3*WAIT FOR VOLTAGE TO STABLIZE  3**** RESULT - VDD = 5V *** 3**** RESULT - VDD =			;*** EN	D LOOP *	***	
1204 D3 24 1206 CD 117B  CALL V\$STABL  1209 C1 1209 C1 1200 E1 1200 D1 1200 D1 1200 C1 1200 F1 1200 C9  DUT (PROMD),A 3**** RESULT - VDD = 5V *** 3*WAIT FOR VOLTAGE TO STABLIZE  3**** RESULT - VDD = 5V *** 3**** RESULT - VDD =			•			
1204 D3 24 1206 CD 117B  CALL V\$STABL  1209 C1 1209 C1 1200 E1 1200 D1 1200 D1 1200 C1 1200 F1 1200 C9  DUT (PROMD),A 3**** RESULT - VDD = 5V *** 3*WAIT FOR VOLTAGE TO STABLIZE  3**** RESULT - VDD = 5V *** 3**** RESULT - VDD =	1202	F6 08		OR	V\$5	;*** SET VDD BIT, ***
1206         CD 117B         CALL         V\$STABL         ;WAIT FOR VOLTAGE TO STABLIZE           1209         C1         POP         BC         ;CLEAN UP STACK           120A         E1         POP         HL         ;RESTORE REGS           120B         D1         POP         DE           120C         C1         POP         BC           120D         F1         POP         AF           120E         C9         RET				OUT	(PROMD).A	:*** RESULT - VDD = 5V ***
1209 C1 POP BC ;CLEAN UP STACK 120A E1 POP HL ;RESTORE REGS 120B D1 POP DE 120C C1 POP BC 120D F1 POP AF 120E C9 RET					•	
120A E1 POP HL ;RESTORE REGS 120B D1 POP DE 120C C1 POP BC 120D F1 POP AF 120E C9 RET	1200	00 11.0				,
120A E1 POP HL ;RESTORE REGS 120B D1 POP DE 120C C1 POP BC 120D F1 POP AF 120E C9 RET	1209	C1		POP	BC	CLEAN UP STACK
120B D1 POP DE 120C C1 POP BC 120D F1 POP AF 120E C9 RET						
120C C1 POP BC 120D F1 POP AF 120E C9 RET		= <del>-</del>				,
120D F1 POP AF 120E C9 RET						
120E C9 RET						
		• •			#L	
PAGE	120E	LA	0409	KEI		
			PAGE			

Figure 15. EEPROM Programmer Software (page 31 of 37).

```
THIS ROUTINE COMPARES THE DATA CONTAINED IN THE DISK FILE
                               ;*
                                    AND EEPROM BUFFERS, MAKING SURE THEY ARE EQUAL
                               ;*
                               ;*
                                    INPUT:
                                             DSKBUF - BUFFER FILLED WITH DATA TO BE COMPARED
                               ;*
                               ;*
                                                      TO PROM BUFFER.
                               ;*
                               ;*
                                    OUTPUT: APPROPRIATE MESSAGES
                                             REG A = 0, IF NO ERRORS ENCOUNTERED
                               ;*
                               ;*
                                                   = -1, IF COMPARISON ERRORS
                               VERSIC:
120F
120F
                                       PUSH
                                               BC
                                                                SAVE REGS
        С5
1210
        D5
                                       PUSH
                                               DE
1211
        <u>E5</u>
                                       PUSH
                                               HL
1212
        0E 09
                                       LD
                                               C.PRTLN
                                                                * NOTIFY OF VERIFY IN PROGRESS
                                               DE, MSGVER
1214
        11 0353
                                       LD
        CD 0005
                                       CALL
                                               CDOS
1217
                                               IC$RD
                                       CALL
121A
        CD 1182
                                                                ;INIT ** ERROR **
                                       XOR
121D
        AF
        32 050D
                                               (ERRCHT),A
121E
                                       LD
                                                                      ** COUNTER **
                                       CALL
                                                                      * COMPARE COUNTER
                                               INIT$BCT
1221
        CD 12C1
                                               A, (NXTADD)
1224
        3A 0503
                                       LD
                                       LD
                                               H,A
1227
        67
                                               A,(NXTADD+1)
1228
        3A 0504
                                       LD
                                                                ;*
122B
                                       LD
        6F
                                               L,A
                                                                    BUMP NXTADD FOR
122C
                                       AND
        A7
                                               A
                                                                ;*
                                       ADC
                                               HL,BC
                                                                      NEXT EEPRON
122D
        ED 4A
                                                                ;*
                                                                ;*
122F
                                       LD
                                               A,H
        7C
1230
        32 0503
                                       LD
                                                (NXTADD),A
                                                                ;*
                                       LD
1233
                                               A,L
        7D
        32 0504
                                       LD
1234
                                                (NXTADD+1),A
1237
        11 095F
                                       LD
                                               DE , PROMBF-1
                                                                ;INITIALIZE * EEPROM BUFFER PNTR
123A
        21 0560
                                       LD
                                               HL , DSKBUF
                                                                            * DISK BUFFER PNTR
                               *** LOOP UNTIL ENTIRE BLOCK IS VERIFIED ***
                                                                BUMP PROMBE PHTR TO HEXT BYTE
123D
        13
                               VERSNB: INC
                                               DE
```

Figure 15. EEPROM Programmer Software (page 32 of 37).

	MACRO-80 3.36	17-Mar-80	PAGE	1-37	
123E	1A		LD	A,(DE)	LOAD A BYTE FOR COMPARISON
123F	ED A1		CPI		COMPARE EEPROM AND DISK BUFFERS
1241	C4 1269		CALL	NZ, VER\$E4	BYTES NOT EQUAL - CALL ERROR ROUTINE
1244	3A 050D		LD	A, (ERRCHT)	*** HAVE WE PRINTED MAX ***
1247	FE 10		CP	MAXERR	*** NUMBER OF ERRORS? ***
1249	28 OE		JR	Z, VER\$C2	YES, THATS ENOUGH, IGNORE REST OF BUF
124B	AF		XOR	A	*****
124C	88		CP	В	* IF BLOCK COUNTER *
124D	20 EE		JR	NZ, VER\$NB	* NOT EQUAL O THEN *
124F	B9		CP	ε´	* CONTINUE LOOP *
1250	20 EB		JR	NZ, VER\$NB	****
		;*** ENI	LOOP	***	
1252	3A 050D		LD	A,(ERRCNT)	:*** WERE ANY ERRORS ***
1255	FE QO		CP	ZERO	*** ENCOUNTERED? ***
1257	28 04		JR	Z,VER\$C3	SND
1259	3E FF	VER\$C2:		A,NEG1	YES, SET ERROR FLAG
125B	18 08	V21.V423	JR	VER\$RT	,,
125D	0E 09	VER\$C3:	LD	C,PRTLN	****
125F	11 0314	,	LD	DÉ,MSG8	* PRINT NO ERRORS FOUND *
1262	CD 0005		CALL	CDÓS	*****
1265	E1	VER\$RT:	POP	HL	RESTORE REGS
1266	D1		POP	DE	
1267			POP	BC	
1268	C9		RET		
		3*** PR	INT AN	ERROR LINE ***	
1240	es .	VER\$E4:	HPIN	AF	SAVE REGS
1269 126A		* #2\$ #24	PUSH	BC	,
126B			PUSH	DE	
126C			PUSH	HL	
1200	رع		1 00.1	****	
		;#####	******	*********	****** INITIALIZE TOP OF STACK ****
					;*** FOR INTERFACE TO FOLLOWING *** ;******** PRINT ALGORITHM ********
126D	<b>D</b> 5		PUSH	ЭC	
126E			PUSH	HI.	
126F			AND	A	RESET CPU CARRY FLAG
1270			LD	BC,DSKBUF+1	*******
1273			SBC	HL,BC	* COMPUTE EEPROM ERROR ADDR *
1275			LD	(ERRADD),HL	* ADDR = (ERRADD + 1) - DSKBUF - 1 *

Figure 15. EEPROM Programmer Software (page 33 of 37).

	MACRO-80 3.36	17-Har-80	PAGE	1-38	
1278 1278	21 050C E5		LD Push	HL,ERRADD+1 HL	;* ADDR = HL - DSKBUF - 1 *
127C	3A 050D		LD	A, (ERRCHT)	;*** HAVE THERE BEEN ***
127F	A7		AND	A	;*** ANY ERRORS YET? ***
1280	20 08		JR	NZ,VER\$C5	;YES, SO SKIP ERROR BANNER
1282	0E 09		LD	C,PRTLN	;**********
1284	11 03D2		I.D	DE,ERR4\$0	;* PRINT DIFFERENCE BANNER *
1287	CD 0005		CALL	CDOS	;* * * * * * * * * * * * * *
128A	0E 09	VERSC5:	LD	C,PRTLN	;* * * * * * * * *
128C	11 041E		LD	DE,ERR4\$1	* HOVE CURSOR *
128F	CD 0005		CALL	CDOS	;* * * * * * * * *
1292	E1		POP	HL	;* * * * * * * * * *
1293	CD 12E5		CALL	PRT\$BYT	* PRINT EEPROM *
1296	28		DEC	HL	* ERROR ADDR *
1297	CD 12E5		CALL	PRT\$BYT	*****
129A	11 0434		LD	DE,ERR4\$2	;*** PRINT ***
129 <b>D</b>	CD 0005		CALL	CDOS	;*** SLASH ***
12A0	E1		POP	HL	GET FILE PHTR
12A1	2B		DEC	HL	;ADJUST TO PROPER BYTE
12A2	CD 12E5		CALL	PRT\$BYT	PRINT BYTE VALUE
12 <b>A</b> 5	CD 0005		CALL	CDOS	;*** PRINT A SLASH ***
1288	E1		POP	HL	;*** PRINT PROM ***
12A9	CD 12E5		CALL	PRT\$BYT	;*** BYTE VALUE ***
12AC	0E 02		LD	C,PRTCHR	;* * * * * * * *
12AE	1E OD		LD	E,CR	3* MOVE CURSOR *
1280	CD 0005		CALL	CDOS	* TO NEXT *
12B3	1E 0A		LD	E,LF	3* LINE *
1285	CD 0005		CALL	CDOS	3* * * * * * * * * *
12B8	3C		INC	A	;*** BUMP ERROR ***
1289	32 050D		LD	(ERRCNT),A	;*** COUNTER ***
12BC	E1		POP	HL	RESTORE REGS
12BD	<b>D1</b>		POP	DE	
12BE	C1		POP	BC	
12BF	F1		POP	af	
12C0	C9		RET		
		PAGE			

Figure 15. EEPROM Programmer Software (page 34 of 37).

```
THIS ROUTINE COMPUTES A BLOCK LENGTH THAT IS THE MAXIMUM OF
                                              LSTADD - NXTADD + 1
                              ;*
                                                      OR
                                                 BF * RECSIZ (CURRENTLY 1024)
                              ;*
                              ;*
                                   INPUT:
                                            NXTADD - NEXT EEPRON ADDR TO BE PROGRAMMED
                                                     OR VERIFIED
                                            LSTADD - LAST EEPRON ADDR TO BE PROGRAMMED
                                                     OR VERIFIED
                              ;*
                                   OUTPUT: BC PAIR - BLOCK LENGTH
12C1
                              INIT$BCT:
12C1
       E5
                                      PUSH
                                              HL
                                                              SAVE REGS
12C2
       3A 0509
                                      LD
                                              A,(LSTADD)
       67
12C5
                                      LD
                                              H,A
1206
       3A 050A
                                      LD
                                              A,(LSTADD+1)
                                                              ;*
1209
       6F
                                      LD
                                                                       COMPUTE
                                              L,A
12CA
       3A 0503
                                      LD
                                              A, (NXTADD)
                                                                    BLOCK COUNTER
                                                              ;*
12CD
       47
                                      LD
                                              B,A
                                                              ;*
                                              A,(NXTADD+1)
                                                              ;*
       3A 0504
12CE
                                      LD
12D1
        4F
                                      LD
                                              C,A
                                                              ;*
                                                                      (IE, BC)
12D2
       A7
                                      AND
                                              A
                                                              ;×
12D3
       ED 42
                                      SBC
                                              HL,BC
                                                              * LSTADD - NXTADD + 1
12D5
       23
                                      INC
                                              HL
                                                              ;*
12D6
        44
                                      LD
                                              в,н
1207
        4D
                                      LD
                                              C,L
       A7
12D8
                                      AND
                                                              3* IS COMPUTED BLOCK COUNTER > 1024? *
1209
       21 0400
                                      LD
                                              HL, BF*RECSIZ
                                                              ************
12DC
       ED 42
                                      SBC
                                              HL,BC
12DE
       30 03
                                              NC, INT$RT
                                                              ;NO, SO WE HAVE A SHORT BLOCK
                                      JR
12E0
       01 0400
                                      LD
                                              BC,BF*RECSIZ
                                                              YES,. SET BLOCK COUNTER TO MAX
12E3
       Ei
                              INT$RT: POP
                                              HL
                                                              RESTORE REGS
12E4
       C9
                                      RET
                              PAGE
```

Figure 15. EEPROM Programmer Software (page 35 of 37).

```
THIS ROUTINE CONVERTS A BYTE TO TWO ASCII CHARACTERS AND
                              ;#
                                   PRINTS THEM ON THE CONSOLE.
                              ;*
                             ;#
                                   INPUT: HL - POINTS TO BYTE TO BE PRINTED
                              ;*
                              ;#
                                   OUTPUT: TWO HEX DIGITS ARE PRINTED ON CONSOLE
                              ;*
12E5
                              PRT$BYT:
12E5
       F5
                                      PUSH
                                              AF
                                                              SAVE REGS
12E6
       C5
                                      PUSH
                                              BC
12E7
       D5
                                      PUSH
                                              DE
12E8
        46
                                      LD
                                              B,(HL)
                                                              SAVE BYTE TO BE PRINTED
12E9
       ED 6F
                                      RLD
                                                              LOAD REG A WITH 1ST HEX DIGIT
12EB
       CD 12F8
                                      CALL
                                              PRTSDIG
                                                              GO PRINT DIGIT
                                      RLD
                                                              ;LOAD 2ND HEX DIGIT
12EE
       ED 6F
                                                              GO PRINT DIGIT
12F0
       CD 12F8
                                      CALL
                                              PRT$DIG
                                                              RESTORE BYTE THAT WAS PRINTED
12F3
       70
                                      LD
                                              (HL),B
                                      POP
                                              DE
                                                              RESTORE REGS
12F4
       D1
12F5
                                      POP
                                              BC
       C1
                                      POP
                                              AF
12F6
       F1
                                      KET
12F7
        C9
                              ;*** CONVERT & PRINT A HEX DIGIT ***
                              PRT$DIG:
12F8
                                                              GET RID OF HIGH ORDER GARBAGE
                                              OFH
12F8
        E6 0F
                                                              ;IS HEX DIGIT = 0 - 9
12FA
        FE OA
                                      CP
                                              OAH
                                                              ;YES
                                      JR
                                              C,PRT$C5
12FC
        38 06
                                                              ;NO, *** CONVERT TO ***
        D6 09
                                      SUB
12FE
                                                                   *** ASCII A - F ***
                                      OR
                                              040H
        F6 40
1300
                                              PRT$C6
1302
        18 02
                                      JR
                                                              CONVERT TO ASCII 0 - 9
1304
        F6 30
                              PRT$C5: OR
                                              030H
                                                              *******
                              PRT$C6: LD
                                              C,PRTCHR
        0E 02
1306
                                                              * PRINT THE DIGIT *
                                      LD
                                              E,A
1308
        5F
                                              CDOS
                                                              ********
1309
        CD 0005
                                      CALL
130C
                                      RET
        C9
                                      END
                                              ENTRYSPT
```

Figure 15. EEPROM Programmer Software (page 36 of 37).

### Macros:

Symbols	:						
A\$B\$C2	107E	A\$B\$C5	10B7	A\$B\$CE	10BA	A\$B\$CO	10AA
A\$B\$ER	109B	A\$B\$RT	10A3	AS\$TU\$	1056	BF	8000
BLANK	0020	CCW1	0080	CCW2	0090	CDOS	0005
CDOS\$D	0800	CIO	0001	CLSFL	0010	COLON	003A
CONBUF	050E	CR	000D	CR8\$C1	0F2F	CR8\$C2	OF4B
CR8\$FT	OF5B	CR8\$NR	0F65	CR8\$SD	0F27	CR8\$TA	OF4E
CR8FL	0016	CRE8\$F	<b>0F</b> 01	CURDK	0019	D\$C3	OED6
D\$CE	0004	D\$CS	OOFE	DSDN	OEF4	D\$ERR5	OEED
D\$OE	0002	D\$OPR	OESE	D\$RA	0EA8	D\$WA	OEBD
DSKRUF	0560	E\$CE	OOFB	E\$CS	0001	E\$0E	OOFD
E\$OPR	0090	entry*	0100	era\$cp	1165	era\$e2	116E
ERA\$IC	1131	era\$rt	1177	ERR1	0360	ERR2	0381
err3	03A6	ERR4\$0	03 <b>D</b> 2	ERR4\$1	041E	ERR4\$2	0434
err5	0438	ERR6	046B	err7	04A8	err8	04CA
ERRADD	050B	ERRCHT	05 <b>0D</b>	FCB	005C	FCBDK	005C
FCBEX	8600	FCBFN	005D	FCBFT	0065	FCBMP	004C
FCBNR	007C	FCBRC	004B	FLSTAD	0505	FSTADD	0507
GET\$OP	0D64	IC\$RA	1196	IC\$RD	1182	INIT\$B	1201
INTSRT	12 <b>E3</b>	LF	000A	LSTADD	0509	MAXERR	0010
MSG1	014C	MSG2	01AD	MSG3	0188	MSG4	0259
MSG5	0286	MSG6	02B2	MSG7	02F2	MSG8	0314
MSGERA	033C	MSGPRG	0346	MSGVER	0353	NEG1	pppp
DETEN	0503	OLDSP	014A	ONE	0001	OPNFL	000F
P\$C1	ODBE	P\$C2	ODE8	P\$DN	OEOD	P\$E8	0 <b>20</b> 5
PSNI	ODCD	P\$OPR	EAG0	PCNTRL	0023	PERIOD	002E
POS\$DN	10F8	POS\$FI	1080	POS\$NR	10CE	POS\$RD	10E0
POS\$RT	10F9	PRG\$NB	11DE	PROG\$I	11B4	PROMA	0020
PROMB	0021	PROMBF	0960	PROMC	0022	PROMD	0024
PRT\$BY	12 <b>E</b> 5	PRT\$C5	1304	PRT\$C6	1306	PRT\$DI	12F8
PRTCHR	0002	PRTEND	0024	PRTLN	0009	RD\$C3	112C
RD\$EF	1123	RD\$FIL	10FF	RD\$RA	1107	RD\$RT	112D
RDCH <b>R</b>	0001	RDFIL	0014	ROLN	0 <b>00</b> A	RECSIZ	0080
S\$C\$ER	1053	SSCSOK	1051	S\$K\$ER	1034	SET \$AD	OF6E
SET\$C3	OFD1	SET\$C5	1008	SET\$CM	103F	SET\$ER	1019
SET\$FA	OFC9	SETSKB	1029	SETSRT	1021	SLASH	002F
STACK	014A	START	0060	V\$17	00F7	V\$5	8000
V\$C1	0E32	V\$DN	0E83	V\$E8	0E7B	V\$NI	0E41
V\$OPR	0E18	VSSTAB	1178	VER\$C2	1259	VER\$C3	125D
VER\$C5	128A	VERSE4	1269	VER\$IC	120F	ver\$nb	123D
VER\$RT	1265	WRFIL	0015	ZERO	0000		

No Fatal error(s)

Figure 15. EEPROM Programmer Software (page 37 of 37).

### IV. <u>User's Manual</u>

The EEPROM Programmer described in the following manual is an S-100 based peripheral device used to support HNVM 3008 EEPROM's. The hardware and its associated software executes the following operations:

- 1. Erase.
- 2. Program,
- 3. Verify, and/or
- 4. Dump.

Operation of the Programmer is simple and requires only that the user be able to log onto the system and initiate execution of the program call EEPROM. Programmer software prompts the user for subsequent inputs.

The Programmer operates on only one EEPROM at a time. Jobs requiring more than one EEPROM are managed by software. At appropriate times, software prompts the user to remove old EEPROM's and insert new ones to continue operation. A result of this method of operation is that the length of the longest program that can be manipulated by the Programmer is essentially unlimited. However, another result is that ordering of EEPROM insertions is critical, since operations proceed from the low addresses to the high ones.

#### System Start-up

The following sequence describes how to get started with the EEPROM Programmer.

- Insure EEPROM Programmer card is seated in the motherboard.
- Flip the switch at bottom of zero insertion force socket to "OFF", disabling the Programmer.
- 3. Insure zero insertion force socket is empty.
- Type "EEPROM" on console (ie, start program execution).
- 5. Console will prompt for additional information.

\*\*\*\*\*\*\*\*\*\*\* \*\* NOTE \*\*

There are two times when it is safe to insert/remove EEPROM's to or from the Programmer socket. One is when prompted by the console. Another is when software prompts the user to perform any operation. At these times the software disables the 20V power supply, thereby reducing the chances of destroying a EEPROM.

#### Commands

After initiating EEPROM Programmer software, the console prompts the user to enter an execution command with the following message:

WHAT OPERATION DO YOU WISH TO PERFORM? E(R)ASE, (P)ROGRAM, (V)ERIFY, (D)UMP, OR E(X)IT

To execute any one of the five listed commands, the user must enter the letter contained within the parentheses of the desired operation.

Together the four commands - Erase, Program, Verify, and Dump - provide a flexible system for supporting HNVM 3008 EEPROM's. The Exit command is provided for easy return to the operating system. The following discussion describes the first four commands in more detail.

ERASE. This command is the simplest of the four, requiring only the EEPROM to be erased. Its execution destroys data held in a EEPROM by clearing all bits to zero.

PROGRAM. This command is used to program one or more
EEPROM's. Programming of a EEPROM is accomplished by:

- 1. erasing EEPROM contents,
- 2. re-writing appropriate bytes, and
- 3. checking the new contents.

Programs to be dumped to EEPROM(s) must reside on a floppy disk file and be in the format of a .COM file. COM is the default file extension used by CDOS to indicate an executable program. For files longer than one kilobyte, the console instructs users to change EEPROM's as one is filled and others remain to be filled. Programming continues until either end-of-file is encountered, or the last user specified EEPROM address is written.

Note, when programming EEPROM's for use with the IFPDAS, the origin of software linked into a COM file should be hexidecimal address 0000H. This address corresponds to the physical beginning of the EEPROM address space within the IR. The last EEPROM address is 1FFFH.

To simplify recovery from errors encountered during programming, the Program command allows for calculating

relative starting points. That is, programming can begin at some point within a disk file instead of always starting at the first byte. Relative starting points are calculated from user responses to questions about the starting address of the program on the disk file, and from the first EEPROM address to be programmed.

This programming flexibility places several restrictions on Programmer software. The first one is that the starting address of programs on a dist file must be on a kilobyte boundary. In addition, the first EEPROM address to be programmed must also be on a kilobyte boundary. In effect this means that programming can not start in the middle of an EEPROM. Another restriction is that the first EEPROM address to be programmed must be greater than or equal to the beginning address of the program on the disk file. Finally, the last EEPROM address to be programmed must be greater than or equal to the first EEPROM address.

The following example illustrates the relative starting flexibility described above. A user wishes to program a series of EEPROM's from a disk file which starts at hexadecimal address 0000H and ends at 4082H. To accomplish this the user would initiate the Program command and respond to he console prompts as specified below:

FILENAME? filename

PLEASE ANSWER THE FOLLOWING QUESTIONS IN HEXIDECIMAL NOTE: THE FIRST 2 ADDRESSES MUST BE ON KILOBYTE BOUNDARIES

STARTING ADDRESS OF PROGRAM ON FILE? 0
FIRST ADDRESS TO BE PROGRAMMED/VERIFIED? (return)
LAST ADDRESS TO BE PROGRAMMED/VERIFIED? 4082 .

Note that a "RETURN" may be entered as the first address to be programmed when it is equal to the starting address of the program on file.

In this example programming proceeds error-free until software detects an error at address 4055H. At this point the first 16 EEPROM's were properly programmed. Therefore, programming can proceed from the 17th EEPROM (ie, from address 4000H). So, to continue programming at the 17th EEPROM the user would again perform a Program operation with responses to console prompts as specified below:

FILENAME? filename

PLEASE ANSWER THE FOLLOWING QUESTIONS IN HEXIDECIMAL NOTE: THE FIRST 2 ADDRESSES MUST BE ON KILOBYTE BOUNDARIES

STARTING ADDRESS OF PROGRAM ON FILE? 0
FIRST ADDRESS TO BE PROGRAMMED/VERIFIED? 4000
LAST ADDRESS TO BE PROGRAMMED/VERIFIED? 4082

Barring continued, unrecoverable errors, the 17 EEPROM's will contain the entire 4083 byte program; even though one was reprogrammed.

VERIFY. This command is used to compare a disk file to one or more EEPROM's. The result of the comparison is a report that either the EEPROM's match the file or they do not. If they don't match, up to 16 differences will be illustrated and verification will terminate.

As implied in the previous paragraph, the verification process may involve comparing more than one EEPROM against a

file which is larger than one kilobyte. In these cases software prompts the user to change EEPROM's at appropriate times. During this change, the user must be aware of the order in which the EEPROM's are inserted for verification. The order of comparison is from the EEPROM with the lowest physical address to the one with the highest. Logically this order corresponds with the direction in which the disk file is read.

As was the case with the program command, the verify command allows relative starting addresses. Relative addressing is accomplished in the same manner for both the verify and program commands, with appropriate subroutines being shared between them.

As an example of where the relative addressing facility would be used, consider the following scenario. The fourth and fifth EEPROM's within a six kilobyte program are suspected of being swapped. So, to find which is the fourth EEPROM, on: is chosen and compared to the OCOOH to OFFFH address space of the program contained on the disk file. Assuming that the program on the disk file starts at address O, the user would initiate the Verify command and respond to console prompts as specified below:

FILENAME? filename

PLEASE ANSWER THE FOLLOWING QUESTIONS IN HEXIDECIMAL NOTE: THE FIRST 2 ADDRESSES MUST BE ON KILOBYTE BOUNDARIES

STARTING ADDRESS OF PROGRAM ON FILE? O
FIRST ADDRESS TO BE PROGRAMMED/VERIFIED? COO
LAST ADDRESS TO BE PROGRAMMED/VERIFIED? FFF

The result of these responses is that the chosen EEPROM is compared to the fourth kilobyte (decimal - 3072 to 4095) of the program on the disk file. If verification completes without errors then the chosen EEPROM is indeed the fourth of the sequence.

<u>DUMP</u>. This command is used to dump one or more EEPROM's to a disk file. In this way a floppy disk file can be created to contain the contents of a set of EEPROM's.

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

Since the dump command creates a new disk file to hold EEPROM(s) data, a user response to the software request for a filename must be a unique file.

Usually programs are larger than one kilobyte and stretch across several EEPROM's. Still one file can be created to hold an entire program. The dump command allows for dumping sequences of EEPROM's by asking:

DO YOU HAVE MORE EEPROM'S? (Y/N)

after the dumping of each EEPROM is completed. To include another EEPROM in the dump sequence the user replies with a "Y". Software will instruct the user what to do next. Note also that the program sequence on the disk file is entirely determined by the order in which EEPROM's are inserted in the the Programmer socket. The first EEPROM appears first on the file.

### Errors

EEPROM Programmer software recognizes many user errors. When an error occurs, a message is printed, execution of the current command ceases, and program control is returned to the Programmer command entry level. At the command entry level the user can retry the erroneous command, or try a different command. Error messages and some of their causes are:

- FILE COULD NOT BE CREATED disk directory is full or requested file already exists;
- FILE NOT FOUND the requested file name is not on the specified disk;
- DISK RECORD COULD NOT BE WRITTEN either the directory is full or no more file space is available;
- DISK READ ERROR OR UNEXPECTED EOF an attempt to read a disk record resulted in an error with no record transferred;
- PROM DID NOT ERASE the current EEPROM can not be cleared to zero's;
- VERIFY ERROR data contained on the disk file and in the current EEPROM do not match;
- RELATIVE MAGNITUDE OF ADDRESS IS INVALID beginning addresses must be less than ending addresses;
- INVALID ADDRESS addresses must be in hexidecimal; some addresses must also be on kilobyte boundaries.

# Appendix C

# MBM Interactive Development System

## Contents

I.	Intro	o d ı	ıc	t:	ίo	n		•	•		•	•	•	•	•		•	•	•		•	•	•	•	•	•	•	•	•	156
II.	s-100	) 1	[ n	t e	er	£ a	c	e	•		•	•	•	•	•		•		•		•	•	•	•	•	•	•	•		157
III.	Soft	aı	e:		•	•	•		•	•	,	•	•	•	•		•	•	•	•	,	•			•	•		•		161
	MIDS	S	) f	t١	Ja	re	•												•			•					•	•		162
	MBM S	301	ŧ	w a	ar	е		•	•	•	•	•	•	•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	196
IV.	User	s	M	aı	ı u	a l	L	•	•			•	•		•			•	•		•				•	•		•	•	228
	Syste	2 m	s	t á	a r	t-	-u	p			,										,			•						228
	Comma	n	i	S١	ם נ	ma	ır	y		,								•			,	•				•				229
																													•	
																													•	_
																														231
																													:	
		u.		+ 4			· E	. " "		6 -					•	•	C 3		•	•	•	•	•	•	•	•	•	•	:	
		E.			=		. r	D C	•	•	•	•	•	•	•		•	•	•	•	•	•	•	•	•	•	٠	•	•	233
	Comma																													
	MBM 1																													
	Inter																													
	Error	. 5		•	•	•	•	•	•	•	•	•	•	•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	233

### MBM Interactive Development System

#### I. Introduction

This Appendix documents operation of the MBM Interactive Development System (MIDS), designed to support Intel 7110 MBM's. Documentation consists of an Intel BPK-72 to S-100 hardware interface schematic, and MIDS software listings. Following the listings is a user's manual which describes the System's capabilities and summarizes its operating procedures. Before using MIDS, users must be familiar with MBM operating characteristics as outlined in the BPK-72 Bubble Memory Prototype Kit User's Manual (Ref 2).

MIDS is a flexible tool for supporting Intel 7110 MBM's. This flexibility results from two design considerations. One is that the hardware is based on the S-100 bus. Another is that software runs under control of the Cromemco Disk Operating System (CDOS) and consequently the Control Program for Microprocessors (CPM) Operating System. Further explanations of these design decisions are contained in following sections of this document.

### II. S-100 Interface

Adaptation of the BPK-72 bus structure to the S-100 bus is illustrated in the schematic diagram of Figure 16. To facilitate understanding of the schematic, Table XIV lists the functions of the IC's used to construct the bus interface. More detailed information on individual IC's is available from The TTL Data Book (Ref 28).

The BPK-72 to S-100 interface is assembled on an S-100 wirewrap card. Attached to the card is a 44 pin connector for seating the BPK-72. This construction allows easy transportation of MBM hardware to any S-100 based system. Another aid to transportability is the full buffering of the interface circuitry to present only a single TTL load to the S-100 bus. Table XV lists the subset of S-100 pins required by the BPK-72.

Yet another aid to transportability is the onboard switch selection of the seven most significant bits of the MBM peripheral port addresses. This allows MBM hardware addresses to be chosen which do not interfere with the permanent I/O addresses of the host computer. These addresses are selected by opening and closing appropriate switches. Closed switches indicate zero bit settings, and open switches indicate ones. The most significant address

TABLE XIII
Selectable MBM I/O Ports

Port Address	Function
BBBB BBBO	Bi-directional Data Bus
BBBB BBB1	Command Port (output only)
BBBB BBB1	Status Port (input only)

bit corresponds to pin 1 of the IC socket that houses the address swithes.

Table XIII lists MBM port addresses and their related function. The least significant bit of the addresses is hardwired. The user selectable bits are denoted with B's. When setting these B's, be sure that corresponding changes are made to MIDS software.

TABLE XIV

BPK-72 to S-100 IC Listing

Device	Functional	Schematic
Туре	Designation	Reference
7402	Quad 2-input NOR Gates	U1
7404	Hex Inverters	U 2
74244	Octal Buffers	U3
8216	4-bit Bidirectional	
	Bus Driver	U4,U5
7485	4-bit Magnitude Comparator	บ6, บ7

TABLE XV
BPK-72 to S-100 Interface Definition

5-100	Signal		Signal
Pin	Function	Pin	Function
1	÷8 V	73	INT
2	+18V	75	RESET
25	CLK (4 MHz)	79	Addr 0
29	Addr 5	80	Addr 1
30	Addr 4	81	Addr 2
31	Addr 3	82	Addr 6
35	Data Out l	83	Addr 7
36	Data Out O	88	Data Out 2
38	Data Out 4	89	Data Out 3
39	Data Out 5	90	Data Out 7
40	Data Out 6	91	Data In 4
41	Data In 2	9 2	Data IN 5
42	Data In 3	93	Data In 6
43	Data In 7	94	Data In l
45	OUT	95	Data In O
46	INP	96	INTA
50	GND		




Figure 16. BPK-72 to S-100 Interface Schematic.

### III. Software

The MIDS software listings are attached. The first listing, Figure 17, supports the interactive feature of MIDS by accepting and directing user requests for system operations. The second listing, Figure 18, is a subprogram containing MBM driver routines. Both programs were written in Z-80 assembler language with system calls to CDOS for I/O support.

Because CDOS system calls are restricted to those between 1 and 27, the software is transportable to CPM based systems without modification. This transport feature results from identical execution of the operating systems for calls in the range of 1 to 27.

0000

```
.Z80
       ASEG
       ORG
                100H
:TITLE: HIDS - MBM INTERACTIVE DEVELOPMENT SYSTEM
;AUTHOR: CAPT R E MEISNER
;DATE:
SYSTEM: CRONENCO Z2D / CDOS 2.36
:DESCRIPTION: THIS PROGRAM IS AN INTERACTIVE DEBUGGER FOR
               THE INTEL 7110 MAGNETIC BUBBLE MEMORY (MBM).
COPERATION: THIS PROGRAM CONTAINS THE INTERACTIVE ROUTINES
            FOR COMMUNICATING WITH AN MBM DEBUGGER USER.
            TO OPERATE IT MUST BE LINKED TO APPROPRIATE MBM
            DRIVER ROUTINES. DRIVER ROUTINES ARE CONTAINED
            IN MBM.REL, AN OBJECT FILE OF THE FOLLOWING
            ROUTINES.
;
       EXTRN
               HBM$STAT
       EXTRN
               MBM$ICLR
       EXTRN
               MBM$ISET
        EXTRN
               MBM$WBRM
        EXTRN
               MBM$INIT
        EXTRN
               MBM$READ
       EXTRN
               MBM$URIT
        EXTRN
               MBM$RSEK
       EXTRN
               HBM$RXBR
        EXTRN
               MBM$WXBR
       EXTRN
               MBM$WZBL
        EXTRN
               MBM$RFSA
       EXTRN
               HBM$ABRT
        EXTRN
               MBM$WSEK
        EXTRN
               MBM$RZBL
        EXTRN
               MBM$RCDT
        EXTRN
                MBM$FFRE
        EXTRN
                MBM$PURG
        EXTRN
                MBM$SRES
            IN ADDITION, MBM.REL CONTAINS THE FOLLOWING
ì
            COMMON VARIABLES:
;
        EXTRN
                MBM$BMCR
        EXTRN
                HBH$PSIZ
```

Figure 17. MIDS Software (page 1 of 34).

PAGE

ì

```
BLR - BLOCK LENGTH REGISTER
                                     BMC - BUBBLE MEMORY CONTROLLER
                                     BUF - BUFFER
                                     CHAR - CHARACTER
                                     CHTR - COUNTER
                                     ICD - INTERNALLY CORRECT DATA (MBM COMMAND)
                                     INIT - INITIALIZE
                                     LSB - LEAST SIGNIFICANT BIT/BYTE
                                     MBM - MAGNETIC BUBBLE MEMORY
                                     MSB - MOST SIGNIFICANT BIT/BYTE
                             ;
                                     NBR - NUMBER
                              ì
                                     PNTR - POINTER
                              ì
                                      RCD - READ CORRECTED DATA (MBM COMMAND)
                                     REG - REGISTER
                              ì
                                     XFER - TRANSFER
                              ************** CONSTANTS ************************
                                      EQU
FFFF
                              NEC1
                                              -1
                              ZERO
                                      EQU
                                              0
0000
                              340
                                      EQU
                                              1
0001
                              TWO
                                      EQU
                                              2
0002
                              THREE
                                      EQU
                                              3
0003
0004
                              FOUR
                                      EQU
                                                              :ASCII CARRAIGE RETURN
                              CR
                                      EQU
                                              ODH
000D
                                      EQU
                                              OAH
                                                              :ASCII LINE FEED
                              LF
000A
                                              ΥΥ.
                                                              *** YES/NO RESPONSES ***
                              YES
                                      EQU
0059
                                                              ;*** TO USER PROMPTS ***
                                      EQU
                                              'N'
004E
                              NO
                                      EQU
0020
                              SPACE
                                              55H
                                                              :FILL CHAR FOR FIFO BUF
                              FILLER EQU
0055
                              MBM REGISTER ADDRESS COUNTER (RAC) ASSIGNMENTS
                                              0EH
                                                              ;ADDRESS REG (LSB)
                                      EQU
000E
                              ADRO
                                                              :ADDRESS REG (MSB)
                              ADR1
                                      EQU
                                              OFH
000F
                                              00H
                                                              ;FIFO I/O REG
                              FIFO
                                      EQU
0000
                              MBM CONTROLLER (BMC) STATUS REG BIT POSITIONS
                                                              OP FAIL
                              OPFRPS EQU
                                              5
0005
                                                              OP COMPLETE
                              OPCBPS EQU
                                              6
0006
```

DICTIONARY: THE FOLLOWING IS A LIST OF SOME OF THE

ABREVIATIONS USED IN THIS SOURCE LISTING.

Figure 17. MIDS Software (page 2 of 34).

	THICKE OF STOC	17 Hai 00	i nu		
0007		BSY	BPS EQU	7	:BMC BUSY
					<b>,</b>
		;HBI	1 CONTROLLER	R (BMC) E	MABLE REG BIT POSITIONS
0000		INBI	es equ	0	;INTERRUPT ENABLE (NORMAL)
0001		IEB	PS EQU	1	INTERRUPT ENABLE (ERROR)
0002		DMA	BPS EQU	2	DMA ENABLE
0003		XFR!	BPS EQU	3	MAX FSA TO BMC XFER RATE
0004		WBL	BPS EQU	4	WRITE BOOTLOOP ENABLE
0005		RCD	BPS EQU	5	ENABLE READ CORRECTED DATA
0006		ICD	BPS EQU	6	ENABLE INTERNALLY CORRECTED DATA
0007		IPBI	PS EQU	7	;INTERRUPT ENABLE (PARITY)
	;MBM CONTROLLER ENABLE RE		REG BIT SETTINGS		
0020		RCD	BIT EQU	20H	READ CORRECTED DATA
0040		ICD	BIT EQU	40H	;INTERNALLY CORRECT DATA
OTHER MBM RELATED CONSTANTS					STANTS
0028		BM\$	DATA EQU	28H	;DATA I/O PORT
0029		BM\$	CMD EQU	29H	COMMAND OUT PORT
CDDS SYSTEM CALL PARAMETERS				METERS	
0005		CDO:	S EQU	0005H	CDOS ENTRY POINT
0001		RDC		1	READ A CHAR FROM THE CONSOLE
0002		PRT		2	WRITE A CHAR TO THE CONSOLE
0009		PRT		9	PRINT BUF LINE ON CONSOLE
000A		RDL		10	READ LINE FROM CONSOLE INTO BUF
0024		PRT		<b>'\$</b> '	END PRINT BUF PHTR

PAGE 1-2

MACRO-80 3.36 17-Mar-80

0100

0103

0106

OD OA 24

OD OA OA

20 20 20 57

Figure 17. MIDS Software (page 3 of 34).

CR,LF,PRTEND CR,LF,LF

WELCOME TO THE INTEL 7110 INTERACTIVE DEBUGGER'

;CONSOLE MESSAGES

DB

CRLF: DB

PREMSG: DB

MACRO: -80 3.36 17-Mar-80

PAGE

1-3

Figure 17. MIDS Software (page 4 of 34).

```
MACRO-80 3.36 17-Mar-80
                                     PAGE
                                             1-9
0570
        31 20 2D 20
                                      DB
                                              '1 - INITIALIZE', CR, LF
                                              '2 - READ BUBBLE
        32 20 2D 20
                                      DB
0580
                                              '3 - WRITE BUBBLE', CR, LF
0597
        33 20 2D 20
                                     DB
                                              '4 READ SEEK
05A9
        34 20 2D 20
                                     DB
                                              '5 - READ BOOTLOOP REGISTER', CR, LF
                                     DB
05BE
        35 20 20 20
        36 20 2D 20
                                     DB
                                              '6 - WRITE BOOTLOOP RECISTER
05DA
                                              '7 - WRITE BOOTLOOP', CR, LF
                                     DB
05FB
        37 20 2D 20
                                              '8 - READ FSA STATUS
                                      DB
060F
        38 20 2D 20
                                              '9 - ABORT', CR, LF
        39 20 2D 20
                                      DB
0629
0634
        41 20 2D 20
                                     DB
                                              'A - WRITE SEEK
        42 20 2D 20
                                     DB
                                              'B - READ BOOTLOOP', CR, LF
064A
                                      DB
                                              'C - READ CORRECTED DATA
045D
        43 20 2D 20
                                      DB
                                              'D - RESET FIFO', CR, LF
067B
        44 20 2D 20
        45 20 2D 20
                                      DB
                                              'E - MBM PURGE
SAAS
                                              'F - SOFTWARE RESET', CR, LF, LF
        46 20 2D 20
                                      DB
06A0
                                              'H - DISPLAY COMMAND MENU
        48 20 2D 20
                                      DB
06B5
                                              'I - INITIALIZE MBM BUFFER', CR, LF
        49 20 2D 20
                                     DB
06D3
                                              'J - SET INTERRUPT I/O PROCESSING
                                     DB
06EE
        4A 20 2D 20
        4B 20 2D 20
                                      DB
                                              'K - SET POLLED I/O PROCESSING', CR, LF
0713
                                              'P - PRINT MBM BUFFER ON CONSOLE
                                     DB
0732
        50 20 2D 20
                                     DB
                                              'Q - READ BMC ADDR REG (AND PRINT)', CR, LF
        51 20 2D 20
0757
                                      DB
                                              'R - READ FIFO (AND PRINT)
077A
        52 20 2D 20
                                      DB
                                              'S - PRINT BMC STATUS', CR, LF
0799
        33 20 2D 20
                                      DB
                                              'U - SET BMC REG VALUES
07AF
        55 20 2D 20
        56 20 2D 20
                                      DB
                                              'V - PRINT BMC REG VALUES', CR, LF
07CC
                                              'W - WRITE FIFO
07E6
        57 20 2D 20
                                      DB
                                              'X - EXIT TO CDOS', CR, LF, PRTEND
07FC
        58 20 2D 20
                                      DB
                              **************** END CONSTENTS ****************************
                              :############## VARIABLES *********************
                              INTFLG: DB
                                                              ;INTERRUPT ENABLED FLAG
080F
        00
3300
                              BUFLEN EQU
                                              204D
                                                              LENGTH OF MBM I/O BUFFER
0810
                              MBMBUF: DS
                                              204D
                                                              MBM I/O BUFFER
                              CONBF: DB
                                              80D
                                                              BUFFER LENGTH
OBDC
        50
                                      DB
                                              0
                                                              :NBR OF CHAR READ
OBDD
        00
                                                              ;CONSOLE INPUT BUFFER
 08DE
                                      DS
                                              80D
                               ********** END VARIABLES *********************
                              PAGE
```

Figure 17. MIDS Software (page 5 of 34).

092E	ED 73 0978	START:	LD	(OLDSP),SP	SAVE OLD STACK PNTR
0932	31 0978		LD	SP,STACK	; INIT NEW STACK
0935	C3 097A		JP	CONTINUE	
0938			DS	64	;64 BYTE STACK
0978		STACK	EQU	\$	TOP OF STACK
0978	0000	OLDSP:	DW	0	OLD STACK PHTR SAVE AREA
097A		CONTINU	E:		
097A	0E 09		LD	C,PRTLN	;* * * * * * * * * * * * * * * * * * *
	11 0103		LD	DE,PREMSG	;* PRINT PREAMBLE *
097F	CD 0005		CALL	CDOS	******
0982		GET\$OPR	:		
0982	0E 09		LD	C,PRTLN	;* * * * * * * * * * * * * * * * * * *
0984	11 01DD		LD	DE,PROMPT	* PROMPT USER WITH COMMAND - *
0987	CD 0005		CALL	CDOS	******
098A	0E 01		LD	C,RDCHR	;*** GET USER ***
098C	CD 0005		CALL	CDOS	;*** RESPONSE ***
098F	FE 30		CP	.0.	
0991	CC 0A77		CALL	Z,OPR\$O	WRITE BOOTLOOP REG MASKED
0994	CA 0982		JP	Z,GET\$OPR	
0997	FE 31		CP	111	
0999	CC 0A85		CALL	Z,0PR\$1	; INITIALIZE
0 <b>99</b> E	CA 0982		JP	Z,GET\$OPR	
099F	FE 32		CP	<b>'2'</b>	
09A1	CC OASE		CALL	Z,0PR\$2	READ DATA
09A4	CA 0982		JP	Z,GET\$OPR	
09A7	FE 33		CP	<b>'3'</b>	
09A9	CC 0AB2		CALL	Z,0PR\$3	;WRITE DATA
09AC	CA 0982		JP	Z,GETSOPR	
09AF	FE 34		CP	'Å'	
09B1	CC OACB		CALL	Z,0PR\$4	READ SEEK
09 <b>B4</b>	CA 0982		JP	Z,GET\$OPR	
09B7	FE 35		CP	<b>'5'</b>	
0989	CC OADB		CALL	Z,OPR\$5	READ BOOTLOOP REG
09BC	CA 0982		JP	Z,GET\$OPR	

PAGE 1-14

MACRO-80 3.36 17-Mar-80

Figure 17. MIDS Software (page 6 of 34).

	MACRO-80 3.36	17-Mar-80	PAGE	1-15	
09BF	FE 36		CP CALL	'6' Z,OPR\$6	WRITE BOOTLOOP REG
09C1 09C4	CC OAE9 CA 0982		JP	Z,GET\$OPR	SMULLE BOOLEOOF KEN
<b>09</b> C7	FE 37		СР	·7 <b>·</b>	
0909	CC OAF7		CALL	Z,OPR\$7	WRITE BOOTLOOP
09CC	CA 0982		JP	Z, <b>GET\$</b> OPR	
09CF	FE 38		CP	<b>'8'</b>	
0901	CC 0800		CALL	Z,OPR\$8	READ FSA STATUS
09D4	CA 0982		JP	Z,GET\$OPR	
09 <b>0</b> 7	FE 39		CP	'9'	
09 <b>D9</b>	CC 0B09		CALL	Z,OPR\$9	;ABORT
09 <b>D</b> C	CA 0982		JP	Z,GET\$OPR	
09DF	FE 41		CP	'A'	
09E1	CC 0B12		CALL	Z,OPR\$A	WRITE SEEK
09 <b>E4</b>	CA 0982		JP	Z,GET\$OPR	
09E7	FE 42		CP	, B.	
09E9	CC 0B22		CALL	Z,OPR\$B	READ BOOTLOOP
09EC	CA 0982		JP	Z,GET\$OPR	
09EF	FE 43		CP	.c.	
09F1	CC OB2B		CALL	Z,OPR\$C	READ CORRECTED DATA
09F4	CA 0982		JP	Z,GET\$OPR	
09F7	FE 44		CP	, <b>D</b> ,	
09F9	CC OB34		CALL	Z,OPR\$D	RESET FIFO
09FC	CA 0982		JP	Z,GET\$OPR	
09FF	FE 45		CP	E,	
0A01	CC OB3D		CALL	Z,OPR\$E	MBM PURGE
0 <b>A</b> 04	CA 0982		JP	Z,GET\$OPR	
0A07	FE 46		CP	<b>'F'</b>	
0A09			CALL	Z,OPR\$F	SOFTWARE RESET
OAOC	CA 0982		JP	Z,GET\$OPR	
0 <b>AO</b> F			CP	'H'	
0A11			CALL	Z,OPR\$H	;HELP
0A14	CA 0982		JP	Z,GET\$OPR	
0A17	FE 49		CP	'I'	
0A19			CALL	Z,OPR\$I	; INITIALIZE MBM BUFFER
0A10	CA 0982		JP	Z,GET\$OPR	

Figure 17. MIDS Software (page 7 of 34).

	MACRO-80 3.36	17-Mar-80	PAGE	1-16	
044P	FE 4A		СР	·J·	
OAIF	CC OBDO		CALL	Z,OPR\$J	SET INTERRUPT I/O PROCESSING
0A21					13E1 INTERRUPT TO PROCESSING
0A24	CA 0982		JP	Z,GET\$OPR	
0A27	FE 4B		CP	, <b>K</b> ,	
0A29	CC OBDB		CALL	Z,OPR\$K	SET POLLED I/O PROCESSING
0A2C	CA 0982		JP	Z,GETSOPR	<b>,</b> , <b>-</b> , - ,
0A2F	FE 50		CP	'P'	
0A31	CC OBE5		CALL	Z,OPR\$P	PRINT MBM BUFFER
0A34	CA 0982		JP	Z,GET\$OPR	
0 <b>A3</b> 7	FE 51		CP	.ő.	
0A39			CALL	Z,OPR\$Q	PRINT BMC ADDR REG
0A3C	CA 0982		JP	Z,GET\$OPR	
0A3F	FE 52		CP	'R'	
0A41	CC 0C87		CALL	Z,OPR\$R	READ FIFO
0A44	CA 0982		JP	Z,GET\$OPR	
0A47			CP	's'	
0A49	CC OD47		CALL	Z,PRT\$BMS	PRINT BMC STATUS
0A4C	CA 0982		JP	Z,GET\$OPR	
0A4F	FE 55		CP	·υ·	
0A51	CC OCB4		CALL	Z,OPR\$U	SET BMC REGS VALUES
0A54	CA 0982		JP	Z,GET\$OPR	
0A57	FE 56		CP	'V'	
0A59	CC OCDF		CALL	Z,OPR\$V	PRINT BMC REG VALUES
0A5C	CA 0982		JP	Z,GET\$OPR	
0A5F	FE 57		CP	' <b>u</b> '	
0861	CC OD2C		CALL	Z,OPR\$₩	;WRITE FIFO
0A64	CA 0982		JP	Z,GET\$OPR	
0A67			CP	′χ′	
0A69	CA 0 <b>D40</b>		JP	Z,OPR\$X	;EXIT
0A6C			LD	C,PRTLN	*****
OAGE			LD	DE,CMDERR	;* INVALID COMMAND *
0A71			CALL	CDOS	;* * * * * * * * * * * *
0A74	C3 0982		JP	GET\$OPR	
		PAGE			

Figure 17. MIDS Software (page 8 of 34).

```
**** * * * * * * * * * * * * * * * * *
                              :*** WRITE BOOTLOOP REG MASKED ***
                              *** * * * * * * * * * * * * * * * *
                              OPR$0: PUSH
                                              AF
0A77
        F5
                                      PUSH
0A78
        E5
        21 0810
                                                              SET PNTR TO MBM BUF
0A79
                                      LD
                                              HL, MBMBUF
                                                              WRITE BOOTLOOP REG MASKED
        CD 0000*
0A7C
                                      CALL
                                              MBM$WBRM
                                                              PRINT HBM STATUS
                                      CALL
                                              PRT$BMS
        CD 0D47
0A7F
                                      POP
                                              HL
0A82
        E1
                                              AF
                                      POP
C8A0
        F1
                                      RET
0A84
        C9
                              *** * * * * * *
                              *** INITIALIZE ***
                              *** * * * * * * *
                                              AF
                              OPR$1: PUSH
0A85
        F5
                                                              INITIALIZE
        CD 0000*
                                              MBM$ INIT
0A84
                                      CALL
                                      CALL
                                                              PRINT MBM STATUS
0489
        CD OD47
                                              PRT$BMS
                                      POP
                                              AF
0A8C
        F1
OASD
                                      RET
        C9
                               *** * * * * ***
                               *** READ DATA ***
                               *** * * * * ***
OASE
        F5
                              OPR$2: PUSH
                                              AF
0A8F
                                      PUSH
                                              BC
        25
                                      PUSH
                                              HL
0A90
        E5
                                                               ; INIT FILL CHAR
                                      LD
                                              A,FILLER
        3E 55
0A91
                                                                    LOOP CHTR
                                      LD
                                              B, BUFLEN
 0A93
        06 CC
                                                                     BUF PNTR
 0A95
        21 0810
                                      LD
                                              HL, MBMBUF
 0A98
        77
                                      LD
                                               (HL),A
                                                               ******
                                      INC
                                              HL
                                                               * FILL THE BUF *
 0A99
         23
         10 FC
                                      DJNZ
                                               $-2
                                                               *****
 0A9A
                                               BC, (MBMSBMCR+3) ;GET STARTING PAGE NBR
 0A9C
         ED 4B 0003*
                                      LD
                                                               :LOAD INPUT BUF PHTR
 OAAO
         21 0810
                                       LD
                                               HL, MBMBUF
                                       CALL
                                               MBM$READ
                                                               ; READ MBM PAGE(S)
        CD 0000*
 EAAO
                                                               PRINT HEM STATUS
                                       CALL
                                               PRT$BMS
         CD 0D47
 0AA6
```

Figure 17. MIDS Software (page 9 of 34).

```
MACRO-80 3.36
                     17-Mar-80
                                      PAGE
                                               1-18
                                       LD
                                               H,B
                                                               ***
                                                                      PRINT
                                                                                ***
0AA9
        60
                                                                       READ
                                                                                ***
                                               L,C
OAAA
        69
                                       LD
                                                               ***
OAAB
        CD OD84
                                       CALL
                                               PRTSAD
                                                               ;*** START ADDR ***
                                       POP
                                               JH
OAAE
        E1
                                               BC
        C1
                                       POP
OAAF
                                       POP
                                               АF
OABO
        F1
                                       RET
0AB1
        C9
                               *** * * * * * * ***
                               *** WRITE DATA ***
                               ;*** * * * * * * ***
        F5
                              OPR$3: PUSH
                                               AF
OAB2
                                       PUSH
                                               BC
0AB3
        C5
                                       PUSH
                                               HL
OAB4
        E5
OAB5
        ED 4B 0003*
                                       LD
                                               BC, (MBM$BMCR+3) ;GET STARTING PAGE NBR
                                                                ;LOAD OUTPUT BUF PHTR
                                               HL, MBMBUF
OAB9
        21 0810
                                       LD
                                               MBMSWRIT
OABC
        CD 0000*
                                       CALL
                                                                WRITE A PAGE
        CD 0D47
                                               PRT$BMS
                                                                PRINT MBM STATUS
OABF
                                       CALL
OAC2
        60
                                       LD
                                               H,B
                                                                ;*** PRINT
                                                                ;*** WRITE
0AC3
        69
                                       LD
                                               L,C
                                                                ;*** START ADDR ***
OAC4
        CD 0D84
                                       CALL
                                               PRTSAD
0AC7
        E1
                                       POP
                                               HL.
                                               8C
0AC8
        C1
                                       POP
                                       POP
                                               AF
OAC9
        F1
                                       RET
OACA
        C9
                               PAGE
```

Figure 17. MIDS Software (page 10 of 34).

```
*** * * * * * *
                              *** READ SEEK ***
                              *** * * * * * *
                              OPR$4: PUSH
                                              AF
OACB
        F5
                                                              SET BMC ADDR REG VALUES
OACC
        CD OED7
                                      CALL
                                              SETADR
        FE FF
                                      CP
                                              NEC1
                                                              :INVALID INPUT?
OACF
0AD1
        28 06
                                      JR
                                              Z,04$RT
                                                              ;YES
        CD 0000*
                                      CALL
                                              MBM$RSEK
                                                              GO SEEK
CAD3
                                      CALL
                                              PRT$BMS
                                                              PRINT MBM STATUS
OAD6
        CD 0D47
OAD9
        F1
                              04$RT: POP
                                              AF
OADA
        C9
                                      RET
                              *** READ BOOTLOOP REG ***
                              *** * * * * * * * * * *
                              OPR$5: PUSH
                                              AF
OADB
        F5
OADC
        E5
                                      PUSH
                                              HL
                                      LD
                                              HL, MBMBUF
                                                               SET BUF PNTR FOR CALL
OADD
        21 0810
                                              MBM$RXBR
                                                               READ BOOTLOOP REG
        CD 0000*
                                      CALL
OAEO
                                              PRT$BMS
                                                               PRINT NEM STATUS
        CD 0D47
                                      CALL
0AE3
                                      909
                                              HL
0AE6
        El
                                               ΑF
                                      POP
OAE7
        FI
0AE8
        C9
                                      RET
                               *** WRITE BOOTLOOP REG ***
                               *** * * * * * * * * * *
                               OPR$6: PUSH
                                               AF
OAE9
        F5
                                       PUSH
OAEA
        E5
        21 0810
                                       LD
                                               HL, MBMBUF
                                                               SET BUF PNTR FOR CALL
OAEB
                                                               WRITE BOOTLOOP REG
                                       CALL
                                               MBM$WXBR
OAEE
        CD 0000*
                                                               PRINT MBM STATUS
0AF1
        CD 0D47
                                       CALL
                                               PRT$BMS
OAF4
        E1
                                       POP
                                               HL
                                       909
                                               AF
0AF5
        F1
                                       RET
OAF6
        69
                               PACE
```

Figure 17. MIDS Software (page 11 of 34).

		;*** * * * * ;*** WRITE BO ;*** * * *	OTLOOP ***			
OAF7 OAF8 OAFB OAFE OAFF	F5 CD 0000* CD 0D47 F1 C9	OPR\$7: PUSH CALL CALL POP RET	AF MBM\$WZBL PRT\$BMS AF	;WRITE BOOTLOOP ;PRINT MBM STATUS		
		;*** READ FSA	* * * * * *** > STATUS' *** * * * * * ***			
0800 0801 0804 0807 0808	F5 CD 0000* CD 0D47 F1 C9	OPR\$8: PUSH CALL CALL POP RET	af MBM\$RFSA <i>PRT\$BMS</i> AF	;READ FSA STATUS' ;PRINT MBM STATUS		
		3*** * * * * * 3*** ABORT *: 3*** * * * *	K#			
0809 080A 080D 0810 0811	F5 CD 0000* CD 0D47 F1 C9	OPR\$9: PUSH CALL CALL POP RET	MBM\$ABRT	;ABORT CURRENT INSTRUCTION ;PRINT MBM STATUS		
		;*** * * * * ;*** WRITE S ;*** * * *	EEK ***			
0812	F5	OPR\$A: PUSH	AF			
0B13 0B14 0B18 0B1A	CD 0ED7 FE FF 28 06 CD 0000*	CALL CP JR CALL	neg1 Z,a\$rt	;SET BMC ADDR REG VALUES ;INVALID INPUT? ;YES ;GO SEEK		

Figure 17. MIDS Software (page 12 of 34).

	MACRO-80 3.36	17-Mar-80	PAGE	1-21	
OB1D	CD 0047		CALL	PRT\$BMS	PRINT MBM STATUS
0B20 0B21	F1 C9	A\$RT:	POP RET	AF	
		;*** RE	AD BOOT	* * *** LOOP *** * * ***	
0B22 0B23 0B26 0B29 0B2A	CD OD47	OPR\$B:	PUSH CALL CALL POP RET	AF MBM\$RZBL PRT\$BMS AF	;READ BOOTLOOP ;PRINT MBM STATUS
		;*** R	EAD CORR	* * * * * * *** ECTED DATA *** * * * * * * ***	
0B2B 0B2C 0B2F 0B32 0B33	CD 0000* CD 0D47 F1	OPR\$C:	PUSH CALL CALL POP RET	af HBM\$RCDT PRT\$BMS AF	;READ CORRECTED DATA ;PRINT MBM STATUS
		3### F	* * * * * * * * * * * * * * * * * * *	T ***	
0B34 0B35 0B38 0B38 0B30	CD 0000* CD 0D47 F1	QPR\$D:	PUSH CALL CALL POP RET	AF MBM\$FFRE PRT\$BMS AF	RESET BMC FIFO PRINT MBM STATUS

Figure 17. HIDS Software (page 13 of 34).

	MACRO-80 3.36	17-Mar-80	PAGE	1-22	
		;*** Pl	* * *** IRGE *** * * ***		
0B3D	F5	OPR\$E:	PUSH	AF	
0B3E 0B41 0B44 0B45	CD 0000* CD 0D47 F1 C9		CALL CALL POP RET	MBM\$PURG PRT\$BMS AF	PURGE HBM SYSTEM PRINT HBM STATUS
		;*** SE	FTWARE	* * * *** RESET ***	
0846	F5	OPR\$F:	PUSH	AF	
0B47	CD 0000*		CALL	MBM\$SRES	RESET MBM SYSTEM
OB4A OB4D	CD 0D47 F1		CALL POP	PRT\$BMS Af	PRINT MBM STATUS
OB4E	C9		RET	ria.	
		;*** HE	* * *** LP *** * * ***		
OB4F	F5	OPR\$H:	PUSH	AF	
<b>0B</b> 50	C <b>5</b>	• • • • • • • • • • • • • • • • • • • •	PUSH	BC	
0851	D5		PUSH	DE	
<b>0B</b> 52	<b>0E</b> 09		LD	C,PRTLN	;* * * * * * * * * * * *
0854	11 0528		LD	DE, MENU	* PRINT COMMAND MENU *
0B57	CD 0005		CALL	CDÓS	*****
0B5A	Di		POP	DE	
OB5B	C1		POP	BC	
0B5C	F1		P <b>0P</b>	AF	
OB5D	C <b>9</b>	DAGE	RET		
		PAGE			

Figure 17. MIDS Software (page 14 of 34).

```
*** INITIALIZE MBM BUFFER ***
                              1### # # # # # # # # # # # ###
OB5E
        F5
                              OPR$I: PUSH
                                               AF
0B5F
        C5
                                      PUSH
                                               BC
0860
        D5
                                      PUSH
                                               DE
OB61
        E5
                                      PUSH
                                               HL
0862
        0E 09
                                      LD
                                              C,PRTLN
                                                               *** PROMPT USER ***
OB64
        11 041E
                                      LD
                                              DE,MSGI$1
                                                               :*** FOR INITIAL ***
0867
        CD 0005
                                      CALL
                                              CDOS
                                                               :***
                                                                       VALUE
OB6A
        OE OA
                                      LD
                                              C,RDLN
                                                               ** * * * * * * * * * *
OB6C
        11 08DC
                                      LD
                                               DE, CONBF
                                                               * AWAIT RESPONSE
OB6F
        CD 0005
                                      CALL
                                               CDOS
0872
        3A OBDD
                                      LD
                                               A,(CONBF+1)
                                                               GET NBR OF CHAR INPUT
        FE 02
0B75
                                      CP
                                              TWO
                                                               ;WERE THERE 2?
0B77
        20 33
                                      JR
                                              NZ,ISERR
                                                               ;NO
0B79
        CD OBB9
                                      CALL
                                               CONV$2
                                                               CONVERT THE 2 CHAR TO BINARY
0B7C
        32 0810
                                      LD
                                               (MBMBUF),A
                                                               SET 1ST BUFFER VALUE
OB7F
        0E 09
                                      LD
                                              C,PRTLN
                                                               :*** PROMPT USER ***
0B81
        11 043D
                                      LD
                                               DE,MSGI$2
                                                               *** FOR INCREMENT ***
0884
        CD 0005
                                      CALL
                                              CDOS
                                                               ***
                                                                        VALUE
0887
        OE OA
                                      LD
                                              C,RDLN
                                                               ; * * * * * * * * * *
OB89
        11 08DC
                                      LD
                                              DE, CONBF
                                                               * AWAIT RESPONSE
OB8C
        CD 0005
                                      CALL
                                              CDOS
                                                               ******
OBSF
        3A 08DD
                                      LD
                                              A,(CONSF+1)
                                                               GET NBR OF CHAR INPUT
0892
        FE 02
                                      CP
                                              TWO
                                                               :WERE THERE 2?
0B94
        20 16
                                                               ;NO
                                      JR
                                              NZ,I$ERR
        CD OBB9
0896
                                      CALL
                                              CONV$2
                                                               CONVERT THE 2 CHAR TO BINARY
0B99
        4F
                                      LD
                                              C,A
                                                               SAVE INCREMENT VALUE
OB9A
        3A 0810
                                      LD
                                               A, (MBMBUF)
                                                               ;SET INITIAL VALUE
OB9D
        06 CB
                                      LD
                                              B, BUFLEN-1
                                                                    LOOP COUNTER/MOVE LENGTH
                                                               i
OB9F
        21 0811
                                      LD
                                              HL, MBMBUF+1
                                                                    MBM BUFFER PNTR
OBA2
                                              A,C
        81
                              I$LP5: ADD
                                                               BUMP PREVIOUS MBMBUF BYTE
OBA3
        77
                                      LD
                                               (HL),A
                                                               SAVE IN MBMBUF
0BA4
        23
                                      INC
                                              HL
                                                               BUMP MBMBUF PHTR
OBA5
        10 FB
                                      DJNZ
                                               I$LP5
                                                               ;LOOP UNTIL DONE
```

Figure 17. MIDS Software (page 15 of 34).

OPR\$P

PRINT FIFO BUFFER ON CONSOLE

CALL

OBA7

CD OBES

```
MACRO-80 3.36
                   17-Har-80
                                  PAGE
                                          1-24
OBAA
       18 08
                                   JR
                                          I$RT
OBAC
       0E 09
                           ISERR: LD
                                          C,PRTLN
                                                         OBAE
       11 020D
                                   LD
                                          DE, INPERR
                                                         * PRINT INVALID INPUT MSG *
OBB1
       CD 0005
                                   CALL
                                          CDOS
                                                         0BB4
       EI
                           ISRT:
                                  POP
                                          HL
0885
       D1
                                   P0P
                                          DE
OBB6
       C1
                                   POP
                                          BC
0BB7
       F1
                                  POP
                                          AF
OBB8
       C9
                                   RET
                               *** CONVERT 2 ASCII BYTES TO BINARY ***
0889
       3A 08DE
                                          A,(CONBF+2)
                           CONV$2: LD
                                                         GET MOST SIGNIFICANT NIBBLE
OBBC
       CD OF7D
                                  CALL
                                          A$B$CONV
                                                         CONVERT IT TO BINARY
OBBF
       47
                                  LD
                                          B,A
                                                         **********
OBCO
       CB 20
                                  SLA
                                                         * SET MOST SIGNIFICANT
                                          В
OBC2
       CB 20
                                  SLA
                                          В
                                                         * NIBBLE WHILE ZEROING
0BC4
       CB 20
                                  SLA
                                          B
                                                         * THE LEAST SIGNIFICANT *
9380
       CB 20
                                  SLA
                                                         ***********
OBC8
       3A OBDF
                                  LD
                                          A,(CONBF+3)
                                                         GET LEAST SIGNIFICANT NIBBLE
OBCB
       CD OF7D
                                  CALL
                                          A$B$CONV
                                                         CONVERT IT TO BINARY
OBCE
       BO
                                  OR
                                          B
                                                         ;MERGE WITH MSN(IBBLE)
OBCF
       63
                                  RET
                           *** SET INTERRUPT I/O PROCESSING ***
                           1 H H H H H H H H H H H H H H H H H H
OBDO
       F5
                           OPR$J: PUSH
                                          AF
OBD1
       AF
                                  XOR
                                          A
                                                                SET
OBD2
       30
                                                         *** INTERRUPT ***
                                  INC
OBD3
       32 080F
                                  LD
                                          (INTFLG),A
                                                               FLAG
                                                         ***
OBD6
       CD 0000*
                                  CALL
                                          MBM$ISET
OBD9
       F1
                                  POP
                                          AF
OBDA
       C9
                                  RET
                           3### # # # # # # # # # # # # # # #
                           *** SET POLLED I/O PROCESSING ***
                           **** * * * * * * * * * * * * * * *
OBDB
       F5
                           OPR$K: PUSH
                                          AF
OBDC
       AF
                                  XOR
                                                        :*** RESET INTERRUPT ***
```

Figure 17. MIDS Software (page 16 of 34).

```
MACRO-80 3.36 17-Mar-80
                                    PAGE
                                           1-25
OBDD
       32 080F
                                    LD
                                           (INTFLG),A
                                                           ***
                                                                    FLAG
                                                                               ***
OBEO
       ED 0000*
                                    CALL
                                           MBM$ICLR
OBE3
       Fi
                                    POP
                                           AF
OBE4
       69
                                    RET
                            ;*** PRINT MBM BUFFER ON CONSOLE ***
                            0BE5
       F5
                            OPR$P: PUSH
                                           AF
OBE6
       E5
                                    PUSH
                                           HL
OBE7
       21 0810
                                    LD
                                           HL , MBMBUF
                                                          :INIT BUF PHTR
OBEA
       CD OBF6
                                    CALL
                                           P$PG
                                                          **** PRINT 3 ***
OBED
       CD OBF6
                                    CALL
                                           P$PG
                                                          ;*** PAGES ***
OBFO
       CD OBF6
                                    CALL
                                           P$PG
                                                          ;*** OF DATA ***
0BF3
       E1
                                    POP
                                           HL
OBF4
       F1
                                    POP
                                           AF
OBF5
       C9
                                    RET
                                    *** PRINT AN MBM PAGE ***
OBF6
       F5
                            P$PG:
                                    PUSH
                                           AF
OBF7
       C5
                                    PUSH
                                           BC
OBF8
       D5
                                    PUSH
                                           DE
OBF9
       06 04
                                    LD
                                           B,4
                                                          SET NBR OF LINES TO BE PRINTED
OBFB
       OE 09
                            P$C1:
                                    LD
                                           C,PRTLN
                                                          OBFD
       11 0100
                                    LD
                                           DE,CRLF
                                                          * SKIP TO NEXT LINE *
0000
       CD 0005
                                    CALL
                                                          ;* * * * * * * * * * * *
                                           CDOS
0003
       CD OC30
                                    CALL
                                           P$PLL
                                                          PRINT A LONG LINE
0C06
       10 F3
                                    DJNZ
                                           P$C1
                                                          ;LOOP UNTIL DONE
0008
       3A 0002*
                                    LD
                                           A, (MBM$BMCR+2)
                                                         *** ERROR CORRECTION ***
OCOB
       E6 60
                                    AND
                                           RCDBIT+ICDBIT
                                                          ***
                                                                   ENABLED?
OCOD
       20 OB
                                    JR
                                           NZ,P$C3
                                                          ;YES
OCOF
       0E 09
                                    LD
                                           C,PRTLN
                                                           ;NO, * * * * * * * * * * *
0C11
       11 0100
                                    LD
                                           DE, CRLF
                                                               * SKIP TO NEXT LINE *
0C14
       CD 0005
                                    CALL
                                           CDOS
                                                               * * * * * * * * * *
0C17
       CD 0C26
                                    CALL
                                           P$PSL
                                                          PRINT A SHORT LINE
0C1A
       OE 09
                            P$C3:
                                    LD
                                           C,PRTLN
                                                          ;*** SKIP LINE ***
OC1C
       11 0100
                                    LD
                                           DE,CRLF
                                                          ;*** BETWEEN ***
OC1F
       CD 0005
                                    CALL
                                           CDOS
                                                          ;*** PAGES
                                                                        ***
```

Figure 17. MIDS Software (page 17 of 34).

```
PAGE
                                              1-26
      MACRO-80 3.36 17-Mar-80
0C22
                                      POP
                                              DE
        D1
0C23
        C1
                                      POP
                                              BC
        Fi
                                      POP
                                              AF
0C24
                                      RET
0C25
        C9
                                      *** PRINT A LINE OF 4 OR 16 BYTES
                              P$PSL:
                                      PUSH
                                              AF
0C26
        F5
                                      PUSH
                                              BC
0C27
        C5
                                      PUSH
                                               DE
0C28
        05
        CD OC4D
                                      CALL
                                              P$BLK
0C29
                                      POP
                                              DE
OC2C
        D1
                                      POP
                                              BC
OC2D
        CI
OC2E
        F1
                                      POP
                                               AF
                                      RET
OC2F
        C9
0030
        F5
                              P$PLL: PUSH
                                              AF
0C31
        C5
                                      PUSH
                                               BC
0C32
                                      PUSH
                                               DE
                                       CALL
                                               P$BLK
                                                               PRINT 4 BYTES
0033
        CD OC4D
                                                               PRINT 4 MORE
                                      CALL
                                               P$BLk
0C36
        CD OC4D
                                               C,PRTCHR
                                                               ******
0039
        OE 02
                                      LD
                                                               ;* PRINT 8
                                      LD
                                               E,SPACE
0C3B
        1E 20
                                                               ;* BYTE SPACER *
                                       CALL
                                               CDOS
OC3D
        CD 0005
                                                               ;* * * * * * * *
                                       CALL
                                               CDOS
        CD 0005
0C40
                                       CALL
                                               P$BLK
                                                               PRINT 4 BYTES
0C43
        CD OC4D
                                                               PRINT 4 MORE
0C46
        CD OC4D
                                       CALL
                                               P$BLX
                                       POP
                                               DE
0C49
        D1
                                       POP
                                               BC.
OC4A
        C1
                                       POP
                                               AF
OC4B
        F1
OC4C
                                       RET
        C9
                                                               SET NBR OF BYTES IN BLOCK
                               P$BLK: LD
OC4D
                                               B,4
        06 04
                                               C,PRTCHR
                                                                *****
OC4F
        0E 02
                               P$C7:
                                       LD
                                       LD
                                               E,SPACE
                                                                * PRINT SPACER *
0C51
        1E 20
                                       CALL
                                               CDOS
                                                                :* * * * * * * * *
        CD 0005
0023
                                               A,(HL)
                                                                ;*** PRINT ***
                                       LD
0C56
        7E
                                               PRT$BYT
                                                                ;*** A BYTE ***
0C57
        CD OD9B
                                       CALL
                                                                BUMP BUF PHTR
                                       INC
                                               HL
 OC5A
         23
                                                                :LOOP UNTIL DONE
                                       DJNZ
                                               P$C7
OC5B
         10 F2
                                       CALL
                                               CDOS
                                                                ;END OF BLOCK SPACER
 OC5D
         CD 0005
                                       RET
0C60
         C9
```

Figure 17. MIDS Software (page 18 of 34).

```
**** * * * * * * * * * * * * * * * * *
0C61
                            OPR$Q: PUSH
                                            AF
       F5
                                    PUSH
                                            BC
0C62
       C5
                                    PUSH
                                            DE
0063
       D5
                                    LD
                                                           *****
0064
                                            C,PRTLN
        0E 09
                                                           ** BMC ADDRESS REG = *
0066
       11 0458
                                    LD
                                            DE, MSGQ
       CD 0005
                                    CALL
                                            CDGS
                                                           ******
0069
                                    LD
                                            A,ADRO
                                                           *** SET BMC PNTR ***
0640
        3E OE
                                    OUT
                                            (BM$CMD),A
                                                           *** TO ADDR REG ***
        D3 29
OC4E
                                    IN
                                            A, (BM$DATA)
                                                           READ ADDR REG LSB
0C70
        DB 28
                                                           SAVE LSB FOR LATER PRINT
                                    LD
                                            B,A
0C72
        47
0C73
        DB 28
                                    IN
                                            A, (BMSDATA)
                                                            READ ADDR REG MSB
        CD OD9B
                                    CALL
                                            PRT$BYT
                                                            PRINT MSB
0C75
0C78
        0E 02
                                    LD
                                            C,PRTCHR
                                                            :* * * * * * * * *
        1E 20
                                    LD
                                            E,SPACE
                                                            * PRINT A SPACE *
OC7A
        CD 0005
OC7C
                                    CALL
                                            CDOS
                                                            *****
                                    LD
                                                            RESTORE ADDR LSB
OC7F
        78
                                            A,B
                                    CALL
                                            PRT$BYT
                                                            PRINT LSB
0080
        CD OD98
                                    POP
                                            DE
0083
        D1
0C84
                                    POP
                                            BC
        C1
                                     POP
                                            AF
0C85
        F1
0C86
                                    RET
        CÝ
                             PACE
```

Figure 17. MIDS Software (page 19 of 34).

\*\*\*\* \* \* \* \* \* \*\*\*

```
*** READ FIFO ***
                            OPR$R: PUSH
                                           AF
0087
       F5
                                           BC
                                    PUSH
0088
       C5
                                           HL
                                    PUSH
0089
       E5
                                                           ;INIT FILL CHAR
                                    LD
                                           A,FILLER
0C8A
       3E 55
                                                                LOOP CHTR
                                    LD
                                           B,40D
       06 28
0080
                                    LD
                                           HL, MBMBUF
                                                                BUF PNTR
OCSE
       21 0810
                                                           ******
                                    LD
                                           (HL),A
0C91
       77
                                                           ;* FILL THE BUF *
                                    INC
                                           HL
0092
       23
                                    DJNZ
                                           $-2
                                                           *****
       10 FC
0C93
                                                           **********
                                    LD
                                           C,PRTLN
0095
       0E 09
                                    LD
                                           DE, DESMSG
                                                           ;* NOTE: 1ST CHAR OF FIFO ... *
0C97
       11 0470
                                                           **********
       CD 0005
                                    CALL
                                           CDOS
OC9A
                                                           :*** SET BMC PNTR ***
                                    LD
                                           A,FIFO
OC9D
       3E 00
                                                           *** TO FIFO
                                    OUT
                                            (BM$CMD),A
       D3 29
OC9F
                                                           ; INIT INPUT BUF PHTR
                                            HL, MBMBUF
                                    LD
OCA1
       21 0810
                                                                INPUT COUNT
                                            B,40D
       06 28
                                    LD
OCA4
                                                                FIFO INPUT PORT
       0E 28
                                    LD
                                            C,BM$DATA
0CA6
                                                           READ 40 BYTES FROM FIFO
                                    INIR
       ED B2
OCA8
                                                           PRINT BMC STATUS
OCAA
       CD OD47
                                    CALL
                                            PRT$BMS
                                                           PRINT FIFO BUF
OEAD
       CD OBES
                                    CALL
                                            OPR$P
                                    POP
                                            HL
0CB0
       E1
                                    POP
                                            BC
       CI
OCB1
                                    POP
                                            AF
OCB2
       F1
                                    RET
OCB3
       C9
                            PACE
```

Figure 17. MIDS Software (page 20 of 34).

		;*** SET	THE BM	C REGISTER VALUE	ES ***
		3*** * *	* * *	* * * * * * * *	* ***
OCB4	F5	OPR\$U:	PUSH	AF	
OCB5	C5	i	PUSH	BC	
0686	ED ODES	I	CALL	SETBLR	SET BLR REG VALUES
OCB9	FE FF		CP	NEG1	¡ERROR?
OCBB	28 1C		JR	Z,U\$RT	YES
OCBD	CD OEO7		CALL	SETENR	SET ENABLE REG VALUE
0000	CD OED7		CALL	SETADR	SET ADDR REC VALUES
		:*** CD	MPUTE R	LOCK XFER SIZE	***
		•		PGSIZ * *PGS	***
0003	0E 40		LD	C,64D	SINIT MBM PAGE SIZE
0CC5	3A 0002*		LD		GET BMC ENABLE REG VALUE
8320	E6 60		AND	RCDBIT+ICDBIT	•
OCCA	20 02		JR	NZ,U\$C5	YES
3330	0E 44		LD	C,68D	NO, PAGE HAS 4 ADDITIONAL BYTES AVAIL
OCCE	3A 0000*		LD	A,(MBM\$BMCR)	
OCD1	47		LD		
OCD2	af			B,A	;*** TO BE XFERRED ***
	• • •		XOR	A	ARR OUR MODE DACE TO DICOV CITE
OCD3	81 • • • • • • •		ADD	A,C	ADD ONE MORE PAGE TO BLOCK SIZE
OCD4	10 FD		DJNZ	U\$C6	ATT DAG ATT TA WARE THE TARE
OCD6	32 0000*	i	LD	(MBM\$PSIZ),A	SET PAGE SIZE TO MATCH BMCR TABLE
OCD9	CD OCDF	U\$RT:	CALL	OPR\$V	;DISPLAY RESULTS OF OPR\$U
OCDC	C1	1	POP	BC	
OCDD	F1	1	POP	af	
OCDE	C9		RET		
		PAGE			

Figure 17. MIDS Software (page 21 of 34).

```
:*** PRINT BMC REGISTER VALUES ***
                           AF
                           OPRSV: PUSH
OCDF
       F5
                                          BC
                                   PUSH
OCEO
       C5
                                          DE
                                   PUSH
       D5
0CE1
                                   LD
                                          C,PRTLN
                                                         ****
OCE2
       0E 09
                                          DE , BLRONSG
                                                         * BLR LSB = *
                                   LD
OCE4
       11 04CE
                                                         ****
                                   CALL
                                          CDOS
OCE7
       CD 0005
                                          A, (MBM$BMCR)
                                                         *** PRINT BLR ***
       3A 0000*
                                   LD
OCEA
                                   CALL
                                          PRT$BYT
                                                         *** LSB VALUE ***
       CD OD9B
OCED
                                                         *****
                                          C,PRTLN
                                   LD
OCFO
       0E 09
                                          DE, BLR1MSG
                                                         * BLR MSB = *
       11 04E0
                                   LD
OCF2
                                          CDOS
OCF5
       CD 0005
                                   CALL
                                                         ****
                                                         *** PRINT BLR ***
                                          A, (MBM$BMCR+1)
                                   LD
OCFB
       3A 0001*
                                                         *** MSB VALUE ***
                                   CALL
                                          PRT$BYT
       CD OD98
OCFB
                                           C,PRTLN
                                                         ******
                                   LD
OCFE
        OE 09
                                                         ;* ENABLE REG = *
                                   LD
                                           DE, ENRMSC
0000
        11 04F2
       CD 0005
                                   CALL
                                           CDOS
                                                         *****
0D03
                                                         **** PRINT ENR ***
                                   LD
                                           A, (MBM$BMCR+2)
        3A 0002*
0D06
                                                         *** VALUE ***
                                   CALL
                                           PRT$BYT
ODO9
        CD OD9B
                                           C,PRTLN
                                                         *******
ODOC
        OE 09
                                   LD
                                                         * ADDR REG LSB = *
        11 0504
                                   LD
                                           DE.ADROMSG
ODOE
                                                         ******
                                   CALL
        CD 0005
                                           CDOS
OD11
                                           A, (MBM$BMCR+3)
                                                         *** PRINT ADDR ***
        3A 0003*
                                   LD
OD14
                                                         *** REG LSB VALUE ***
OD17
        CD OD9B
                                   CALL
                                           PRT$BYT
        OE 09
                                   LD
                                           C.PRTLN
                                                          ** * * * * * * * * *
OD1A
                                                          * ADDR REG MSB = *
                                           DE,ADRIMSG
        11 0516
                                   LD
OD1C
                                                          ******
                                   CALL
                                           CDOS
        CD 0005
OD1F
                                                         *** PRINT ADDR
                                           A, (MBM$BMCR+4)
        3A 0004#
                                   LD
0022
                                                          *** REG MSB VALUE ***
                                   CALL
                                           PRT$BYT
OD25
        CD OD9B
                                   POP
                                           DE
0028
        D1
                                   POP
                                           BC
0D29
        C1
                                   P0P
                                           AF
OD2A
        F1
                                   RET
OD2B
        C9
```

PAGE

Figure 17. MIDS Software (page 22 of 34).

		;*** # * * * * * *** ;*** WRITE FIFO *** ;*** # * * * * ***						
OD2C OD2D OD2E	F5 C5 <b>E5</b>	OPR\$W: PU: PU: PU:	SH BC					
OD2F OD31 OD33 OD36 OD36 OD3A	3E 00 D3 29 21 0810 06 28 0E 28 ED B3	CT LD CT CT	T (BM\$CMD),A HL,MBMBUF B,40D	*** SET BMC PNTR ***  ;*** TO FIFO *** ;INIT INPUT BUF PNTR ; INPUT COUNT ; FIFO INPUT PORT ;WRITE 40 BYTES TO FIFO				
OD3C OD3D OD3E OD3F	E1 C1 F1 C9	P0 P0 P0 RE	P BC P AF					
		3### # # # 3### EXIT 3### # #						
0D40 0D44	ED 78 0978 C3 0000	OPR\$X: LI JI Page	•	RESTORE OLD STACK				

Figure 17. MIDS Software (page 23 of 34).

```
;*
                                THIS ROUTINE PRINTS THE MBM CONTROLLER STATUS. IN
                             ;*
                                ADDITION, WARNINGS ARE PRINTED WHEN EITHER BUSY, OP
                                COMPLETE, OR OP FAIL STATUS IS SET.
                             3*
                                 INPUT:
                             ;*
                                         N/A
                             ;*
                             ş¥
                                OUTPUT: APPROPRIATE CONSOLE MSG
OD47
                             PRT$BMS:
OD47
       F5
                                    PUSH
                                            AF
QP48
       C5
                                    PUSH
                                            BC
                                    PUSH
                                            DE
OD49
       D5
OD4A
       CD 0000*
                                    CALL
                                            MBM$STAT
                                                            READ MBM STATUS
                                    BIT
OD4D
       CB 7F
                                            BSYBPS,A
                                                            BUSY BIT SET?
                                            Z,PRT$C3
OD4F
       28 0A
                                     JŔ
                                                            :NO
0D51
       0E 09
                                     LD
                                            C.PRTLN
                                                            *****
                                     LD
                                            DE, BSYWRN
                                                            * PRINT BUSY WARNING
0053
       11 022E
       CD 0005
                                                            ******
0D56
                                     CALL
                                            CDOS
                                            PRT$C7
                                                            IGNORE OTHER BITS
OD59
       18 1A
                                     JR
                                            OPCBPS,A
0D5B
       CB 77
                             PRT$C3: BIT
                                                            OPERATION COMPLETE?
                                            Z,PRT$C4
OD5D
       28 0A
                                     JR
                                                            :NO
       0E 09
                                     LD
                                            C,PRTLN
                                                            *********
OD5F
                                                            * PRINT OP COMPLETE MSG
                                            DE, OPCMPL
       11 023F
                                     LD
OD61
                                                            **********
0D64
       CD 0005
                                     CALL
                                            CDOS
                                            PRT$C7
                                                            ; IGNORE OTHER BITS
OD67
       18 OC
                                     JR
OD69
       CR AF
                             PRT$C4: BIT
                                            OPFBPS,A
                                                            OP FAIL SET?
OD6B
       26 va
                                     JR
                                            Z,PRT$C7
                                                            :NO
ODAD
       OE 09
                                     LD
                                             C,PRTLN
                                                            ;* * * * * * * * * * * * * * * *
                                             DE,OPERR
                                                            * PRINT OP FAIL WARNING
OD6F
       11 0257
                                     LD
                                     CALL
                                             CDOS
0D72
       CD 0005
                                             C.PRTLN
0075
       0E 09
                             PRTSC7: LD
                                                            * * * * * * * * * * * * *
                                                            * PRINT 'STATUS = '
                                     LD
                                             DE,STATHD
OD77
       11 029C
                                     CALL
                                            CDOS
                                                            ********
OD7A
       CD G005
                                     CALL
                                             PRT$BYT
       CD OD9B
OD7D
0080
                                     POP
                                             DE
       D1
0D81
       C1
                                     POP
                                             BC
```

Figure 17. MIDS Software (page 24 of 34).

```
MACRO-80 3.36 17-Mar-80
                                   PAGE
                                           1-33
0082
       F1
                                    POP
                                           AF
0083
       C9
                                    RET
                                THIS ROUTINE PRINTS THE ADDRESS CONTAINED IN THE HL REG
                                PAIR ON THE CONSOLE, ALONG WITH AN APPROPRIATE MESSAGE.
                            ;*
                            ;*
                            * INPUT: HL - MBM ADDR TO BE PRINTED
                            ;*
                               OUTPUT: MBM ADDR IS PRINTED ON CONSOLE
                            ;*
                            ;*
                                        HL - UNAFFECTED
                            PRTSAD:
0D84
0D84
                                    PUSH
                                           AF
       F5
OD85
                                           BC
       C5
                                    PUSH
0086
                                           DE
       D5
                                    PUSH
0D87
       0E 09
                                    LD
                                           C,PRTLN
0089
                                    LD
       11 04A9
                                           DE,STADDR
                                                          * OPERATION STARTED AT ... *
ODSC
       CD 0005
                                    CALL
                                           CDOS
                                                          *********
OD8F
       7C
                                   LD
                                           A,H
                                                          ****
OD90
       CD OD98
                                    CALL
                                           PRT$BYT
                                                          * PRINT
0D93
       70
                                    LD
                                           A,L
                                                          ;* MBM ADDR *
0D94
       CD OD9B
                                    CALL
                                           PRT$BYT
                                                          *****
0097
       D1
                                    POP
                                           DE
0D98
                                           BC
       C1
                                    POP
0099
                                    POP
                                           AF
       F1
OD9A
       C9
                                    RET
                            PAGE
```

Figure 17. MIDS Software (page 25 of 34).

```
;* THIS ROUTINE PRINTS THE HEX VALUE OF THE BYTE IN REG A
                               ;*
                                   INPUT:
                                            A - BYTE TO BE PRINTED
                               ;#
                               ;*
                                   OUTPUT: DIGIT IS PRINTED ON CONSOLE
0D9B
                              PRT$BYT:
OD9B
        C5
                                       PUSH
                                               BC
OD9C
        05
                                       PUSH
                                               DE
OD9D
        47
                                       LD
                                               B,A
                                                                SAVE BYTE
OD9E
        CB 3F
                                       SRL
                                               A
                                                                ;*** SET-UP ***
ODAO
        CB 3F
                                       SRL
                                               A
                                                                ;*** HIGH ***
ODA2
        CB 3F
                                       SRL
                                                                :*** ORDER ***
                                               A
ODA4
                                                                ;*** 4 BITS ***
        CB 3F
                                       SRL
                                               Α
ODAA
        CD ODB2
                                       CALL
                                               PRTSDIG
ODA9
        78
                                       LD
                                               A,B
                                                                RESTORE BYTE
ODAA
        E6 OF
                                       AND
                                               0FH
                                                                SET-UP LOW ORDER 4 BITS
ODAC
        CD ODB2
                                               PRTSDIG
                                       CALL
ODAF
        D1
                                       POP
                                               DE
ODBO
        C1
                                       POP
                                               BC
ODB1
        C9
                                       RET
                               *** PRINT ONE DIGIT ***
                              PRTSDIG:
ODB2
ODB2
                                                                ;IS HEX DIGIT = 0 - 9?
        FE OA
                                       CP
                                               OAH
ODB4
        30 04
                                       JR
                                               MC,DIG$C5
                                                                ;NO
ODB6
        F6 30
                                       OR
                                               30H
                                                                ;CONVERT TO ASCII 0 - 9
ODB8
        18 04
                                       JR
                                               DIG$PT
ODBA
        D6 09
                              DIG$C5: SUB
                                                                *** CONVERT TO ***
ODBC
                                                                3*** ASCII A - F ***
        F6 40
                                       OR
                                               40H
ODBE
        0E 02
                              DIGSPT: LD
                                               C,PRTCHR
                                                                ** * * * * * * * * * *
ODCO
        5F
                                       LD
                                               E,A
                                                                ;* PRINT THE DIGIT *
ODC1
        CD 0005
                                       CALL
                                               CDOS
ODC4
        C9
                                       RET
                              PAGE
```

Figure 17. MIDS Software (page 26 of 34).

```
;*
                                  THIS ROUTINE SETS THE BMC ADDR REG VALUES LOCATED WITHIN
                                  THE MBM DRIVER MODULE.
                              ;*
                              ;*
                                  INPUT:
                                          N/A
                              ;*
                              ;#
                                  OUTPUT: BMC BLOCK LENGTH REG VALUES ARE SET
                              ;*
                              ;*
                                           A = -1, IF INVALID INPUT BY USER
                              ;*
                                               X'??' = UNDETERMINED, IF (SEMI-) VALID
                                                         INPUT BY USER
                              ;*
ODC5
                              SETBLR:
ODC5
                                      PUSH
        C5
                                              BC
                                      PUSH
                                              DE
ODC 6
        D5
ODC7
        0E 09
                                      LD
                                              C.PRTLN
                                                               :*** PROMPT USER
                                              DE, BLKMSG
                                                               *** FOR NBR OF PAGES ***
ODC9
        11 02A8
                                      LD
        CD 0005
                                      CALL
                                              CDOS
                                                               *** PER I/O BLOCK
ODCC
                                      LD
                                              C,RDLN
ODCF
        OE OA
                                                               1* * * * * * * * * *
        11 08DC
                                      LD
                                              DE.CONBF
                                                               * AWAIT RESPONSE *
ODD1
                                                               ******
ODD4
        CD 0005
                                      CALL
                                              CDOS
ODD7
        3A 08DD
                                      LD
                                              A,(CONBF+1)
                                                               GET NBR OF CHAR READ
ODDA
        FE 00
                                      CP
                                              ZERO
                                                               WAS IT 0? (IMPLIES CARRAIGE RETURN)
ODDC
        28 26
                                      JR
                                              Z,SB$RT
                                                               YES, DO NOT CHANGE BLR VALUES
ODDE
        FE 01
                                      CP
                                              ONE
                                                               :WAS IT 1?
                                      JR
                                              NZ,SB$ERR
ODEO
        20 18
                                                               ;NO
ODE2
        3A 08DE
                                      LD
                                              A.(CONBF+2)
                                                               :*** CONVERT CHAR JUST ***
                                                               *** READ TO BINARY
ODE5
        CD OF7D
                                      CALL
                                              A$B$CONV
ODE8
        FE FF
                                      CP
                                              NEG1
                                                               :INVALID INPUT?
        28 OE
ODEA
                                       JR
                                              Z,SB$ERR
                                                               :YES
                                      CP
                                              FOUR
                                                               ;INPUT (= 3 (CURRENT S/W LIMIT)
ODEC
        FE 04
ODEE
        30 OA
                                       JR
                                              NC,SB$ERR
                                                               ;NO
                                                               SET BLR LSB
        32 0000*
ODFO
                                      LD
                                               (MBM$BMCR),A
                                                               ;*** SET BLR MSB FOR ***
ODF3
        3E 10
                                      LD
                                               A,10H
                                               (MBM$BMCR+1),A 3*** 1 BUBBLE XFER ***
        32 0001*
                                       LD
ODF5
ODF8
        18 0A
                                       JR
                                               SB$RT
                                              C,PRTLN
                                                               ******
ODFA
        0E 09
                              SBSERR: LD
                                       LD
                                               DE, INPERR
                                                               * INPUT ERROR *
        11 020D
ODFC
```

Figure 17. MIDS Software (page 27 of 34).

```
MACRO-80 3.36 17-Mar-80
                                     PAGE
                                             1-36
ODFF
       CD 0005
                                      CALL
                                              CDOS
                                                              ******
0E02
       3E FF
                                      LD
                                             A,NEG1
                                                              SET ERROR FLAC
0E04
                              SB$RT: POP
       D1
                                              DE
0E05
                                              BC
                                      POP
       C1
0E06
                                      RET
       C9
                              ;*
                              ;#
                                  THIS ROUTINE SETS THE BMC ENABLE REG VALUES LOCATED WITHIN
                                 THE MBM DRIVER MODULE.
                              ;×
                              ;*
                                 INPUT:
                                           N/A
                              ;*
                              ;*
                                  OUTPUT: BMC ENABLE REG VALUES ARE SET
                              ;*
                              ;*
0E07
                              SETENR:
0E07
                                      PUSH
       F5
                                             AF
0E08
       €5
                                      PUSH
                                             BC
0E09
       D5
                                              DE
                                      PUSH
0E0A
       E5
                                     PUSH
                                             HL
0E0B
       06 00
                                      LD
                                              B,ZERO
                                                              WHEN REINIT NOT REQUIRED FLAG
OEOD
       3A 0002*
                                      LD
                                             A, (MBM$BMCR+2)
                                                                    GET INITIAL
                                                             ;***
                                                                                    ***
0E10
        67
                                      LD
                                                              ;*** ENABLE REG VALUE ***
                                             H,A
0E11
        3A 080F
                                      LD
                                              A, (INTFLG)
                                                              :*** INTERRUPT
0E14
       A7
                                      AND
                                              A
                                                              ;*** I/O ENABLED? ***
0E15
       CA 0E52
                                      JP
                                              Z,SE$C3
                                                              :NO
0E18
       OE 09
                              SE$CO: LD
                                             C,PRTLN
                                                              *******
0E1A
       11 02CC
                                      LD
                                              DE, EN1MSG
                                                              * NORMAL INTERRUPTS?
                                                              ********
OE1D
       CD 0005
                                      CALL
                                             CDOS
0E20
       0E 01
                                      LD
                                             C . RDCHR
                                                              :*** GET USER ***
0E22
       CD 0005
                                      CALL
                                              CDOS
                                                              :*** RESPONSE ***
0E25
       FE OD
                                      CP
                                             CR
                                                              :USE OLD SETTING?
0E27
       28 OC
                                      JR
                                              Z,SE$C1
                                                              :YES
       CB 84
                                                              CLEAR NORMAL INT
0E29
                                      RES
                                              INBPS,H
       FE 4E
                                      CP
                                                              ;DISABLE NORMAL INT?
0E2B
                                             NO
                                                              ;YES
0E2D
        28 06
                                      JR
                                              Z,SESC1
0E2F
       FE 59
                                      CP
                                             YES
                                                              ENABLE NORMAL INT?
0E31
        20 ES
                                      JR
                                              NZ,SE$CO
                                                              ;NOT SURE, TRY AGAIN
```

Figure 17. MIDS Software (page 28 of 34).

	MACRO-80 3.36	17-Mar-80	PAGE	1-37	
0E33	CB C4		SET	INBPS,H	SET NORMAL INT'S
0E35	0E 09	SE\$C1:	LD	C,PRTLN	;* * * * * * * * * * * *
0E37	11 02F8		LD	DE, EN2MSG	* ERROR INTERRUPTS? *
0E3A	CD 0005		CALL	CDOS	*******
0E3D	0E 01		LD	C,RDCHR	**** GET USER ***
0E3F	CD 0005		CALL	CDOS	;*** RESPONSE ***
0E42	FE OD		CP	CR	;USE OLD SETTING?
0E44	28 OC		JR	Z,SE\$C3	;YES
0E46	CB &C		RES	IEBPS,H	CLEAR ERROR INT
0E48	FE 4E		CP	NO	;DISABLE ERROR INT?
0E4A	28 06		JR	Z,SE\$C3	;YES
GE4C	FE 59		CP	YES	;ENABLE ERROR INT?
0E4E	20 E5		JR	NZ,SE\$C1	;NOT SURE, TRY AGAIN
0E50	CB CC		SET	IEBPS,H	SET NORMAL INT'S
0E52	0E 09	SE\$C3:	LD	C,PRTLN	****
0E54	11 0323		LD	de , en 3MSG	;* MAX XFER RATE? *
0 <b>E</b> 57	CD 0005		CALL	CDOS	;* * * * * * * * * *
0E5A	OE 01		LD	C , RDCHR	;*** GET USER ***
0E5C	CD 0005		CALL	CDOS	;*** RESPONSE ***
0E5F	FE OD		CP	CR	SUSE OLD SETTING?
0E61	28 OC		JR	Z,SE\$C5	YES
0 <b>E</b> 63			RES	XFRBPS,H	SET MAX XFER RATE
0E65	FE 59		CP	YES	;MAX XFER RATE?
0E67	28 06		JR	Z,SE\$C5	YES, (O BIT IMPLIES MAX RATE)
0E69	FE 4E		CP	NO	;MIN XFER RATE?
0E6B	20 E5		JR	NZ,SE\$C3	NOT SURE, TRY AGAIN
0E6D	CB DC		SET	XFRBPS,H	SET MIN XFER RATE
0 <b>E</b> 6F		SE\$C5:		C,PRTLN	** * * * * * * * * * * * * * * * * * *
0E71			LD	DE,EN5MSG	* ENABLE READ CORRECTED? *
0E74			CALL	CDOS	****
0E77			LD	C,RDCHR	;*** GET USER ***
0E79	CD 0005		CALL	CDOS	;*** RESPONSE ***
0E7C			CP	CR	SUSE OLD SETTING?
0E7E	28 14		JR	Z,SE\$C6	;YES
0E80	FE 59		CP	YES	;NO, ENABLE RCD?
0E82			JR	NZ,SE\$C53	; NO
0E84			SET	RCDBPS,H	; YES, SET RCD BIT
0E86			SET	7,B	SET HEM REINIT REQUIRED
0E88			RES	ICDBPS,H	CLR ICDONLY 1 ERROR CORRECT ALLOWED
0E8A			JR	SE\$END	

Figure 17. MIDS Software (page 29 of 34).

	MACRO-80 3.36	17-Mar-80	PAGE	1-38	
0E8C	FE 4E	SE\$C53:	CP	NO	;DISABLE RCD?
0E8E	20 DF		JR	NZ,SE\$C5	;NOT SURE, TRY AGAIN
0 <b>E90</b>	CB AC		RES	RCDBPS,H	;YES, CLEAR RCD BIT
0E92	CB F8		SET	7,B	SET MBM REINIT REQUIRED
0E94	CB 6C	SE\$C6:	BIT	RCDBPS,H	;RCD SET?
0E96	28 04		JR	Z,SE\$C61	3NO
0E98	CB B4		RES	ICDBPS,H	TYES, ONLY ONE ERROR CORRECT ALLOWED
0E9A	18 23		JR	SE\$END	
0E9C	0E 09	SE\$C61:		C,PRTLN	***
0E9E	11 0379		LD	DE, EN6MSG	* ENABLE INTERNAL CORRECTION? *
0EA1	CD 0005		CALL	CDOS	*****
0EA4	0E 01		LD	C,RDCHR	;*** GET USER ***
0EA6	CD 0005		CALL	CDOS	;*** RESPONSE ***
0EA9	FE OD		CP	CR	SUSE OLD SETTING?
OEAB	28 12		JR	Z,SE\$END	YES
OEAD	FE 59		CP	YES	;NO, ENABLE ICD?
OEAF	20 03		JR	NZ,SE\$C63	; NO
OEB1	CB F4		SET	ICDBPS,H	; YES, SET ICD BIT
0EB3	CB F8		SET	7,B	; SET MBM REINIT REQUIRED
0EB5	18 08		JR	SE\$END	
0EB7		SE\$C63:	CP	NO	;DISABLE ICD?
OEB9			JR	NZ,SE\$C61	HOT SURE, TRY AGAIN
OEBB			RES	ICDBPS,H	CLEAR ICD BIT
OEBD			SET	7,B	SET MBM REINIT REQUIRED
0EBF	<i>7</i> C	SE\$END:	LD	A,H	;*** SET ENABLE REG VALUE ***
0EC0	32 0002*		LD	(MBM\$BMCR+2),A	;*** IN BMC REG TABLE ***
0EC3			BIT	7,B	MUST MBM BE REINIT'ED
OEC5			JR	Z,SE\$RT	;NO
0EC7			LD	C,PRTLN	;YES, * * * * * * * * * * * *
0EC9			LD	DE,REIMSG	* REINITIALIZING MBM *
OECC			CALL	CDOS	*******
OECF			CALL	OPR\$1	
0ED2	El	SE\$RT:	POP	HL	
0ED3	01		POP	DE	
0ED4			POP	BC	
0ED5			POP	af	
0ED6			RET		
		PACE			

Figure 17. MIDS Software (page 30 of 34).

```
;*
                                THIS ROUTINE CREATES AN MBM ADDR FROM USER RESPONSES
                                 TELLING WHICH BUBBLE AND WHAT PAGE ARE REQUIRED. THIS
                                 GENERATED VALUE IS SAVED IN THE BMC ADDR REG SAVE AREA
                                 WITHIN THE MBM MODULE.
                             ;*
                             ;*
                                INPUT: N/A
                             ;*
                             ;*
                             ;*
                                CUTPUT: BMC ADDR REG VALUES ARE SET
                                         A = -1, IF INVALID INPUT BY USER
                             ;*
                             ;*
                                             X'??' = UNDETERMINED, IF (SEMI-) VALID
                             ;*
                                                       INPUT BY USER
                             SETADRR:
OED7
OED7
       C5
                                    PUSH
                                            BC
0ED8
                                    PUSH
                                            DE
       D5
OED9
       E5
                                     PUSH
                                            HL
OEDA
       0E 09
                                    LD
                                            C,PRTLN
                                                            ;*** PROMPT USER ***
OEDC
       11 03E0
                                    LD
                                            DE,MSG4$1
                                                            :*** FOR BUBBLE ***
OEDF
       CD 0005
                                    CALL
                                            CDOS
                                                            ;*** NUMBER
0EE2
       OE OA
                                    LD
                                            C,RDLN
                                                            *******
OEE4
       11 08DC
                                    LD
                                            DE,CONBF
                                                            * AWAIT RESPONSE
       CD 0005
                                    CALL
OEE7
                                            CDOS
                                                            ********
OEEA
       3A OSDD
                                    LD
                                            A,(CONBF+1)
                                                            GET NBR OF CHAR READ
OEED
       FE 00
                                    CP
                                            ZERO
                                                            ; WAS IT 0? (IMPLIES CARRAIGE RETURN)
OEEF
       20 08
                                     JR
                                            NZ,SA$C2
                                                            ;NO
       3A 0004*
                                    LD
                                                            *** INIT BUBBLE NBR FOR ***
0EF1
                                            A, (MBM$BMCR+4)
0EF4
       E6 F0
                                    AND
                                            OFOH
                                                            *** LATER CONCATENATION ***
                                                            ;***
0EF6
       67
                                    LD
                                            H,A
                                                                  WITH PAGE NBR
0EF7
       18 17
                                     JR
                                            SA$C3
       FE 01
                             SA$C2: CP
                                            ONE
0EF9
                                                            :NBR OF CHAR READ = 1?
       C2 0F67
OEFB
                                     JP
                                            NZ,SASERR
                                                            :NO
OEFE
       3A 08DE
                                    LD
                                            A, (CONBF+2)
                                                            :*** CONVERT DIGIT JUST ***
0F01
       CD OF7D
                                    CALL
                                            A$B$CONV
                                                            :*** READ TO BINARY ***
0F04
       FE FF
                                    CP
                                            NEG1
                                                            ; INVALID INPUT?
0F06
       CA OF67
                                     JP
                                            Z,SASERR
                                                            ;YES
0F09
       67
                                    LD
                                            H,A
                                                            OFOA
       CB 24
                                    SLA
                                            Н
                                                            * SET BUBBLE NBR TO *
```

Figure 17. MIDS Software (page 31 of 34).

```
PAGE
                                             1-40
      MACRO-80 3.36
                    17-Mar-80
                                                              * MBM ADDR REG FORMAT *
OFOC
       CB 24
                                      SLA
                                             Н
       CB 24
                                      SLA
                                                              ** * * * * * * * * * * * * *
                                             Н
OFOE
                                                              *** PROMPT USER ***
                              SA$C3: LD
                                             C.PRTLN
0F10
        0E 09
                                                              ;*** FOR PAGE
                                      LD
                                              DE,MSG4$2
        11 03FC
0F12
                                                              *** NUMBER
                                      CALL
                                              CDOS
0F15
        CD 0005
0F18
                                      LD
                                              C,RDLH
                                                              ******
        OE OA
                                     LD
                                                              * AWAIT RESPONSE
                                              DE, CONSF
0F1A
        11 08DC
                                                              * * * * * * * * * * *
OF1D
        CD 0005
                                      CALL
                                              CDOS
                                                              GET NBR OF CHAR READ
0F20
        3A 08DD
                                      LD
                                              A, (CONBF+1)
                                                              WAS IT 0? (IMPLIES CARRAIGE RETURN)
                                      CP
        FE 00
                                              ZERO
0F23
                                                              ;NO
                                      JR
                                              NZ,SA$C4
0F25
        20 OB
                                                              A, (MBM$BMCR+4)
        3A 0004*
                                      LD
0F27
                                                              * CONCATENATE BUBBLE NBR
OF2A
        E6 OF
                                      AND
                                              0FH
                                                              * WITH 4 MSB'S OF PAGE MBR *
                                      OR
OF2C
        B4
                                              H
                                      LD
OF2D
        32 0004*
                                              (MBM$BMCR+4),A ;* * * * * * * * * * * * * *
0F30
        18 3F
                                      JŔ
                                              SASRT
                                                              :WAS IT THREE?
0F32
        FE 03
                              SASC4:
                                      CP
                                              THREE
                                              NZ,SASERR
                                                              :NO
0F34
        20 31
                                      JR
                                              A,(CONBF+2)
                                                              :*** CONVERT MOST SIGNIFICANT ***
                                      LD
0F36
        3A 08DE
                                                              *** DIGIT (MSD) TO BINARY ***
                                      CALL
                                              A$B$CONV
0F39
        CD OF7D
                                                              INVALID DIGIT INPUT (IE, ) 7)?
                                      CP
                                              8
OF3C
        FE 08
                                      J٩
                                              NC,SASERR
OF3E
        D2 OF67
                                                              ;*** SET MSD OF ***
0F41
                                      OR
                                              Н
        B4
                                                              *** MBM PAGE NBR ***
                                      LD
OF42
        67
                                              H,A
                                                              ;*** CONVERT NEXT
                                      LD
                                              A.(CONBF+3)
0F43
        3A 08DF
                                                              :*** DIGIT TO BINARY ***
                                      CALL
                                              A$B$CONV
0F46
        CD OF7D
                                                              ; INVALID INPUT?
                                      CP
                                              NEG1
0F49
        FE FF
                                                              ;YES
                                      JR
                                              Z,SASERR
OF4B
        28 1A
                                                              ;* * * * * * * * *
                                      LD
                                              L,A
OF4D
        6F
                                                              * SET NEXT
                                      SLA
OF4E
        CB 25
                                              L
                                                              * MSD OF MBM
                                      SLA
                                              L
 0F50
        CB 25
                                      SLA
                                                              ; ¥
                                                                 PAGE NBR
 0F52
        CB 25
                                              L
                                                              ** * * * * * * * *
                                      SLA
                                              L
        CB 25
 0F54
                                                              *** CONVERT LSD ***
                                              A,(CONBF+4)
                                      LD
         3A 08E0
 0F54
                                                              *** TO BINARY ***
                                              A$B$CONV
                                      CALL
 0F59
         CD OF7D
                                                              :INVALID INPUT?
                                      CP
                                              NEG1
         FE FF
 OF5C
                                              Z,SA$ERR
                                                               :YES
                                      JR
 OF5E
         28 07
                                                              *** SET LSD OF ***
                                      OR
 0F60
         85
                                                              *** MBM PAGE MBR ***
                                      LD
 0F61
         6F
                                               (MBM$BMCR+3), HL 3SET BMC ADDR REG VALUES
 0F62
         22 0003*
                                      LD
                                       JR
                                               SA$RT
 0F65
         18 0A
```

Figure 17. MIDS Software (page 32 of 34).

```
PACE
     MACRO-80 3.36 17-Mar-80
                                           1-41
0F67
       0E 09
                            SASERR: LD
                                            C,PRTLN
                                                           * PRINT INVALID INPUT MSG *
0F69
       11 020D
                                    LD
                                            DE, INPERR
                                    CALL
OF6C
       CD 0005
                                            CDOS
       3E FF
                                            A,NEG1
                                                           SET INVALID INPUT FLAG
OF6F
                                    LD
                                           C,PRTCHR
0F71
       0E 02
                            SASRT: LD
                                                           ** * * * * * * * * * * * *
                                            DE,LF
                                                           * MAKE OUTPUT PRETTY *
0F73
       11 000A
                                    LD
                                                           ******
0F76
       CD 0005
                                    CALL
                                            CDOS
                                    POP
                                            HL
0F79
       E1
0F7A
                                    POP
                                            DE
       D1
                                    POP
                                            BC
OF7B
       C1
                                    RET
OF7C
       C9
                                THIS ROUTINE CONVERTS THE ASCII CHARACTER FOUND IN REG A
                                TO A BINARY DIGIT.
                                INPUT: A - ASCII CHAR TO BE CONVERTED
                                OUTPUT: A = CONVERTED DIGIT, IF INPUT WAS VALID
                                          = -1, IF INVALID INPUT BY USER
                            ş×
OF7D
                            A$B$CONV:
       FE 47
OF7D
                                    CP
                                            'F'+1
                                                           *** FILTER SOME ***
                                            NC.ASBSCE
OF7F
       30 09
                                    JR
                                                           *** BAD INPUTS ***
0F81
       FE 3A
                                    CP
                                            '9'+1
                                                           ********
0F83
       38 02
                                    JR
                                            C,A$8$C5
                                                           * CONVERT ASCII *
0F85
       D6 07
                                                           * TO HEXIDECIMAL *
                                    SUB
       E6 OF
                                            OFH
                                                           ******
0F87
                            A$B$C5: AND
0F89
       C9
                                    RET
                                                           SET INVALID DIGIT FLAG
OF8A
       3E FF
                            ASBSCE: LD
                                            A,NEG1
OF8C
       63
                                    RET
                                    END
                                            START
```

Figure 17. HIDS Software (page 33 of 34).

## Macros:

Symbols	:						
A\$B\$C5	0F87	A\$B\$CE	OF8A	A\$B\$CO	OF7D	A\$RT	0B20
ADRO	3000	adroms	0504	ADR1	000F	ADR1MS	0516
BLKMSC	02A8	BLROMS	04CE	BLR1MS	04E0	BM\$CMD	0029
BMSDAT	0028	BSYBPS	0007	BSYWRN	022E	Buflen	00CC
CDOS	0005	CMDERR	01EA	CONBF	08DC	CONTIN	097A
CONV\$2	0889	CR	000D	CRLF	0100	DESMSG	0470
DIG\$C5	ODBA	DIG\$PT	ODBE	DMABPS	0002	enimsg	02CC
en2MSG	02F8	<b>EN3MSG</b>	0323	enshsg	034E	enamsg	0379
ENRMSG	04F2	FIFO	0000	FILLER	0055	FOUR	0004
GET\$OP	0982	I\$ERR	0BAC	I\$LP5	OBA2	I\$RT	0884
ICDBIT	0040	<b>ICDBPS</b>	0006	IEBPS	0001	INBPS	0000
INPERR	020B	INTFLC	080F	IPBPS	0007	LF	000A
MBM\$AB	OBOB*	MBM\$BM	0F63*	MBM\$FF	0B36*	MBM\$IC	OBE1*
MBMSIN	0A87*	MBM\$IS	0BD7*	HBM\$PS	OCD7*	mbmspu	0B3F*
MBM\$RC	OB2D*	<b>MBM\$RE</b>	0AA4*	MBM\$RF	0B02*	mbm\$RS	OAD4*
<b>HBM\$RX</b>	OAE1*	MBM\$RZ	0B24*	MBM\$SR	0B48*	MBM\$ST	OD4B*
MBM\$WB	OA7D*	MBM\$WR	OABD*	mbmsws	OB1B*	MBM\$WX	0aef*
HBMSWZ	OAF9*	MBMBUF	0810	MENU	0528	MSG4\$1	03E0
MSG4\$2	<b>0</b> 3FC	MSGI\$1	041E	MSG1\$2	043D	MSGQ	045B
NEG1	ffff	HO	004E	04\$RT	OADÝ	OLDSP	0978
ONE	0001	OPCBPS	0006	OPCMPL	023F	OPERR	0257
OPFBPS	0005	OPR\$0	<b>0A7</b> 7	OPR\$1	0A85	OPR\$2	OASE
OPR\$3	0AB2	OPR\$4	OACB	OPR\$5	OADB	OPR\$6	OAE9
OPR\$7	OAF7	OPR\$8	0B00	OPR\$9	0809	OPR\$A	0B12
OPR\$B	0B22	OPR\$C	0 <b>B</b> 2B	OPR\$D	0B34	OPR\$E	OB3D
OPR\$F	0846	OPR\$H	OB4F	OPR\$I	085E	OPR\$J	08D0
OPR\$K	OBDB	OPR\$P	OBE5	OPR\$Q	0C61	opr\$r	QC87
OPR\$U	OCB4	OPR\$V	OCDF	OPR\$W	OD2C	OPR\$X	<b>OD40</b>
PSBLK	OC4D	P\$C1	OBFB	P\$C3	OC1A	P\$C7	OC4F
P\$PG	0BF6	PSPLL	0C30	P\$PSL	0C26	PREMSG	0103
PROMPT	01 <b>DD</b>	PRT\$BM	0 <b>D</b> 47	PRT\$BY	OD9B	PRT\$C3	OD5B
PRT\$C4	0D69	PRT\$C7	0D75	PRT\$DI	ODB2	PRTCHR	0002
PRTEND	0024	PRTLN	0009	PRTSAD	0D84	RCDBIT	0020
REDBPS	0005	RDCHR	0001	rdln	000A	REIMSG	03A4
SA\$C2	0EF9	SA\$C3	0F10	SA\$C4	0F32	SA\$ERR	0F67
SA\$RT	0F71	SB\$ <b>ER</b> R	ODFA	SB\$RT	<b>0</b> E04	SE\$CO	0E18
SE\$C1	0E35	SE\$C3	0E52	SE\$C5	0E6F	SE\$C53	0E8C
SE\$C6	0E94	SE\$C41	0E9C	SE\$C63	OEB7	SE\$END	OEBF
SE\$RT	OED2	SEIADR	OED7	SETBLR	ODC5	SETENR	0E07
SPACE	0020	STACK	0978	STADDR	04A9	START	092E
STATHD	029C	THREE	0003	TWO	0002	U\$C5	OCCE
فاءنا	OCD3	U\$RT	OCD9	WBLBPS	0004	XFR8PS	0003
YES	0059	ZERO	0000				

No Fatal error(s)

Figure 17. MIDS Software (page 34 of 34).

0000

1

```
.Z80
        CSEG
:TITLE: MBM - MAGNETIC BUBBLE MEMORY DRIVERS
:AUTHOR: CAPT R E MEISNER
:DATE:
SYSTEM: CROMENCO ZZD / CDOS 2.36
SETUP: THIS PROGRAM IS ASSEMBLED AS MBM.REL, FOR LINKING
         WITH USER PROGRAMS REQUIRING MBM DRIVERS.
;DESCRIPTION: THIS PROGRAM PROVIDES SUBROUTINES FOR DRIVING
              INTEL 7110 MAGNETIC BUBBLE MEMORIES (MBM) IN BOTH
;
              THEIR POLLED AND INTERRUPT I/O CONFIGURATIONS.
ì
              AVAILABLE SUBROUTINES ARE:
;
        ENTRY
               MBM$STAT
                                GET CONTROLLER STATUS
                MBM$ICLR
        ENTRY
                                RESET SYSTEM FOR POLLED I/O
        ENTRY
                MBM$ISET
                                SET SYSTEM FOR INTERRUPT I/O
        ENTRY
                MBM$WBRM
                                ;WRITE BOOTLOOP REG MASKED
        ENTRY
                MBM$INIT
                                MBM INITIALIZATION
        ENTRY
                MBM$READ
                                READ 1 PAGE
        ENTRY
                MBM$RXBR
                                READ BOOTLOOP REG
        ENTRY
               MBM$WRIT
                                ;WRITE 1 PAGE
        ENTRY
               MBM$RSEX
                                READ SEEK
        ENTRY
                MBM$WXBR
                                WRITE BOOTLOOP REC
        ENTRY
                MBM$WZBL
                                WRITE BOOTLOOP
        ENTRY
                MBM$RFSA
                                READ FSA STATI
        ENTRY
                HBM$ABRT
                                :ABORT
        ENTRY
                MBM$SRES
                                :SOFTWARE RESET
        ENTRY
               MBM$WSEX
                                :WRITE SEEK
        ENTRY
               MBM$RZBL
                                READ BOOTLOOP
        ENTRY
               MBM$RCDT
                                READ CORRECTED DATA
        ENTRY
               MBM$FFRE
                                :FIFO RESET
        ENTRY
                MBM$PURG
                                MBM PURGE
          COMMAND DATA VARIABLES ARE:
               MBM$BMCR
                                BMC REG VALUES
        ENTRY
```

MBM PAGE SIZE OF XFER

Figure 18. MBM Software (page 1 of 32).

ENTRY

PAGE

MBM\$PSIZ

Figure 18. MBM Software (page 2 of 32).

	;*****	******	*** CONSTANTS **	*****	********
0000	ZERO	EQU	0		
0001	ONE	EQU	1		
000D	CR	EQU	ODH	:ASCII CA	ARRAIGE RETURN
000A	LF	EQU	0AH	ASCII L	
0038	INT\$RST		38H		ERRUPT RESTART ADDR (IM=1)
00C3	JP\$OPCD	EQU	0C3H	•	OF UNCONDITIONAL JUMP
0016	HALFUL	EQU	220	,	JAIL AT HALF FULL INTERRUPT
	;CDOS SY	(STEM CA	LL PARAMETERS		
0005	CDOS	EQU	0005H	CDOS EN	TRY POINT
0009	PRTLN	EQU	9	PRINT BU	JFFER LINE ON CONSOLE
0024	PRTEND	EQU	'\$'	END PRI	NT BUFFER MARKER
	;MBM I/0	PORT A	SSIGNMENTS		
0028	B##DATA	EQU	28H	:MBM DATA	\ (I/O)
0029	BM\$CMD	EQU	29H	•	AND (OUT ONLY)
0029	BMSSTAT	EQU	29H		TUS (IN ONLY)
	REGISTE	R ADDRE	SS COUNTER (RAC)	ASSIGNMEN	NTS
000B	BLRO	EQU	OBH	BLOCK LI	ENGTH REGISTER (LSB)
3000	BLR1	EQU	OCH	BLOCK LI	ENGTH REGISTER (MSB)
000D	enr	EQU	ODH	ENABLE F	REGISTER
000E	ADR0	EQU	0EH	;ADDRESS	REGISTER (LSB)
000F	ADR1	EQU	0FH	;ADDRESS	REGISTER (MSB)
0000	FIFO	EQU	00Н	;FIFO I/O	REGISTER
	;MBM CON	ITROLLER	(BMC) STATUS BI	T POSITION	<b>HS</b>
0000	FFRBPS	EQU	0	;(LSB) -	FIFO READY
0002	UNCBPS	EQU	2	;	UNCORRECTABLE ERROR
0003	CORBPS	EQU	3	;	CORRECTABLE ERROR
0004	TIMBPS	EQU	4	;	TIMING ERROR
0005	opfbps	EQU	5	;	OP FAIL
0006	OPCBPS	EQU	6	;	OP COMPLETE
0007	BSYBPS	EQU	7	;(MSB) -	BUSY
	MBM CON	ITROLLER	ENABLE REG BIT	POSITIONS	
0000	INBPS	EQU	0	;(LSB) -	INTERRUPT ENABLE (NORMAL)
0001	IEBPS	EQU	1	;	INTERRUPT ENABLE (ERRORS)
0002	DMABPS	EQU	2	;	DMA ENABLE

Figure 18. MBH Software (page 3 of 32).

```
MACRO-80 3.36
                     17-Mar-80
                                      PAGE
                                               1-3
0003
                              XFRBPS
                                      EQU
                                               3
                                                                        MAX FSA TO BMC XFER RATE
0004
                              WBLBPS
                                      EQU
                                               4
                                                                        ENABLE BOOTLOOP WRITE
0005
                              RCDBPS
                                      EQU
                                               5
                                                                        ENABLE READ CORRECTED DATA
0003
                              ICDBPS
                                      EQU
                                                                        ENABLE INTERNALLY CORRECT DATA
                                               6
0007
                              IPBPS
                                      EQU
                                                               :(MSB) - INTERRUPT ENABLE (PARITY)
                              MBM CONTROLLER ENABLE REG BIT SETTINGS
0001
                              INBIT
                                      EQU
                                               01H
                                                               ; NORMAL INTERRUPTS
0002
                              IEBIT
                                      EQU
                                               02H
                                                               INTERRUPT ON ERRORS
                              IPBIT
0080
                                      EQU
                                               80H
                                                               ;INTERRUPT ON PARITY ERROR
                              HBM COMMAND CODES
0010
                              BM$WMBR EQU
                                               10H
                                                               ;WRITE BOOTLOOP REGISTER MASKED
0011
                              BM$INT EQU
                                               11H
                                                               INITIALIZE
0012
                              BM$RD
                                      EQU
                                               12H
                                                               READ BUBBLE DATA
0013
                              BM$WR
                                      EQU
                                               13H
                                                               WRITE BUBBLE DATA
                              BM$RSK EQU
0014
                                               14H
                                                               READ SEEK
                              BM$RBR EQU
                                               15H
0015
                                                               READ BOOTLOOP REGISTER
0016
                              BM$WBR
                                      EQU
                                               16H
                                                               ;WRITE BOOTLOOP REGISTER
0017
                              BM$WBL
                                      EQU
                                               17H
                                                               WRITE BOOTLOOP
0018
                              BM$RFSA EQU
                                               18H
                                                               ;READ FSA STATUS
0019
                                      EQU
                                               19H
                              BHSABT
                                                               :ABORT
001A
                              BM#WSK
                                      EQU
                                              1AH
                                                               ;WRITE SEEK
001B
                              BM$RBL
                                      EQU
                                              1BH
                                                               READ BOOTLOOP
001C
                              BM$RCD
                                      EQU
                                               1CH
                                                               READ CORRECTED DATA
001D
                              BMSFRE EQU
                                               1DH
                                                               RESET FIFO
                                      EQU
001E
                              BM$PRG
                                               1EH
                                                               MBM PURGE
001F
                              BM$SRE
                                     EQU
                                               1FH
                                                               SOFTWARE RESET
0020
                              BM$RES
                                     EQU
                                               20H
                                                               RESET STATUS REG AND INTERRUPTS
                              CONSOLE MESSAGES
0000
        20 20 3C 3C
                              SUPMSG: DB *
                                                 <<< COMMAND NOT IMPLEMENTED >>>',FRTEND
                                               *** ERROR *** READ PAST END OF PAGE ', PRTEND
0022
        20 20 2A 2A
                              RDERR: DB
        OD OA 09 3C
                              ERRMSG: DB
                                               CR, LF, ' ((( INTERRUPT GENERATED BY ERROR )))', PRTEND
00491
                                               CR,LF,
0071
        OD OA 09 09
                              WHONOZ: DB
                                                               *** UNDETERMINED ERROR ***', PRTEND
                                      *** WHONOZ IS A HSG THAT IS OVER-WRITTEN BY 1 OF ***
                                      *** THE 3 FOLLOWING MSGS ONCE ERROR IS DETERMINED ***
                              UNCERR: DB
00901
        OD 09 09 2A
                                               CR,
                                                               *** UNCORRECTABLE ERROR ***
OOAE'
        OD 0A 24
                                      DB
                                               CR, LF, PRTEND
                              CORERR: DB
00B1
        OD 09 09 2A
                                               CR,
                                                               *** CORRECTABLE ERROR ***
OOCF'
        OD OA 24
                                      DB
                                               CR, LF, PRTEND
00D2'
        OD 09 09 2A
                              TIMERR: DB
                                               CR,
                                                               ***
                                                                      TIMING ERROR
                                                                                        ***
```

Figure 18. MBM Software (page 4 of 32).

```
00F0'
        OD OA 24
                                         DB
                                                  CR, LF, PRTEND
00F3'
        OD OA
                                 OPCMSG: DB
                                                  CR,LF
00F5
        09 3C 3C 3C
                                         DB
                                                           <((( PREVIOUS OPERATION HAS COMPLETED >>>)
011E'
        OD OA 24
                                         DB
                                                  CR, LF, PRTEND
                                RSTMSG: DB
0121
        09 20 3C 3C

<
0149'
        OD OA 24
                                         DB
                                                  CR, LF, PRTEND
014C
        20 20 3C 3C
                                INIMSG: DB
                                                     ((( SYSTEM INITIALIZED FOR INTERRUPT I/O >>>)'
017A
        OD OA OA
                                         DB
                                                  CR, LF, LF
017D'
        43 41 55 54
                                         DB
                                                  'CAUTION: IN INTERRUPT MODE, THE ONLY VALID COMMANDS '
0182'
        41 52 45 3A
                                         DB
                                                  'ARE:',CR,LF
                                                                   2 - READ, , CR, LF
        09 09 32 20
0188
                                         DB
01051
        09 09 33 20
                                         DB
                                                                   3 - WRITE, AND', CR, LF
01D7'
        09 09 54 48
                                         DB
                                                                   THOSE GREATER THAN F.', CR, LF
        09 20 20 57
01F0'
                                         DB
                                                             WITH THE EXCEPTION OF 2 AND 3, ALL COMMANDS
021F'
         49 4E 20 54
                                                   'IN THE', CR, LF
                                         DB
0227
        09 20 20 52
                                         DB
                                                             RANGE OF O THRU F GIVE UNPREDICTABLE '
                                                  'RESULTS.
024F'
        52 45 53 55
                                         DB
0257'
        OD OA OA 24
                                         DB
                                                  CR, LF, LF, PRTEND
025B'
        20 20 3C 3C
                                 REIMSG: DB

<
        09 3C 3C 3C
                                 FFRMSG: DB
02891
                                                           ((( RESETTING FIF0 >>> ',CR,LF,PRTEND
                                 : ******* END CONSTANTS ************************
                                 02A3'
        00
                                 RDSIZ: DB
                                                                    ;NBR OF BYTES LEFT TO BE XFERRED
                                                                    ;DURING READ
02A4'
        00
                                 WRSIZ: DB
                                                  0
                                                                    INDR OF BYTES LEFT TO BE XFERRED
                                                                    DURING WRITE
02A5'
                                 BUFPTR: DS
                                                  2
                                                                    PHTR FOR TRACKING A USERS I/O BUFFER
02A7'
                                 INTFLG: DB
                                                  0
                                                                    SINTERRUPT ENABLED FLAG
02A8'
                                 INTSAV: DS
                                                  3
                                                                    SAVE OLD INTERRUPT RESTART ADDR
0005
                                 BRLEN
                                         EQU
                                                  5
                                                                    :LENGTH OF MBM$BMCR
02AB
                                 MBM$BMCR:
                                                       ;BMC REG VALUES (INITIALLY SET AS SPECIFIED BELOW)
02AB1
        01
                                         DB
                                                  01H
                                                                    BLRO - *** 1 PAGE, 1 CHANNEL ***
02AC'
        10
                                         DB
                                                  10H
                                                                    ;BLR1 - ***
                                                                                       XFER
02AD'
        08
                                         DB
                                                  08H
                                                                    ENR - LOW FREQ XFER
02AE'
        00
                                         DB
                                                  OOH
                                                                    ;ADRO - *** 1ST PAGE OF ***
02AF'
                                         DB
                                                  00H
                                                                    ;ADR1 - *** 1ST BUBBLE ***
02801
                                MBM$PSIZ:
02B0'
        44
                                         DB
                                                  68D
                                                                    MBM PAGE SIZE IN BYTES (MAX 255)
                                                                    INITIALIZED TO MATCH MBM&BMCR SPECS
                                 PAGE
```

MACRO-80 3.36

17-Mar-80

PACE

1-5

Figure 18. MBM Software (page 5 of 32).

```
THIS ROUTINE GETS THE MBM CONTROLLER STATUS.
                              ;*
                              3* INPUT: N/A
                              ;*
                                  OUTPUT: A - CONTROLLER STATUS
0281
                              MBMSSTAT:
02B1'
        DB 29
                                      IN
                                              A, (BM$STAT)
                                                              READ CONTROLLER STATUS
02B3'
        C9
                                      RET
                              * THIS ROUTINE WRITES THE BUFFER POINTED TO BY HL REG PAIR TO
                                  THE SELECTED BOOTLOOP REGISTER(S). NO VALIDATION FOR
                                 THE PROPER NUMBER OF 1'S IS REQUIRED SINCE BMC HARDWARE
                                  MASKS OFF UNWANTED BITS. (NOTE: THIS ROUTINE IS FOR
                                  TESTING ONLY, PRODUCTION ROUTINE NEEDS TO INITIALIZE
                                  BLOCK LENGTH AND ADDRESS REGISTERS BEFORE WRITING).
                                  INPUT: HL - PNTR TO FIFO BUF
                                           (HL) - BUFFER OF DATA TO BE WRITTEN
                              ;*
                                  OUTPUT: BOOTLOOP REGS ARE SET
02841
                              HBM$WBRM:
02841
        F5
                                      PUSH
                                              ΑF
                                      PUSH
02851
        C5
                                              BC
02861
        CD 0415'
                                      CALL
                                              WAITSTAT
                                                              WHAIT UNTIL BMC AVAIL
                              *** INITIALIZE BLR & ADDR REGS
0289'
        06 28
                                      LD
                                              B,40D
                                                              ;INIT INPUT COUNT
02BB'
        OE 28
                                      LD
                                              C,BM$DATA
                                                                    FIFO INPUT PORT
OSBD.
        ED B3
                                      OTIR
                                                              ;WRITE 40 BYTES TO FIFO
02BF'
        3E 10
                                      LD
                                              A,BM$WMBR
                                                                       SEND WRITE
                                                              ***
02C1'
        D3 29
                                      OUT
                                              (BM$CHD),A
                                                              *** BOOTLOOP REG MASKED ***
```

Figure 18. MBM Software (page 6 of 32).

```
MACRO-80 3.36 17-Mar-80
                                      PAGE
                                            1-9
02C3.
                                      POP
                                              BC
        C1
02C4'
                                      POP
                                              AF
        Fi
0205
        C9
                                      RET
                                  THIS ROUTINE INITIALIZES THE BMC REGISTER TABLE AND THE MBM
                                  SYSTEM AS SPECIFIED IN THE BPK72 USERS MANUAL.
                                  INPUT: MBM$BMCR - TABLE OF BMC REG VALUES
                                  OUTPUT: MBM$BMCR+3/4 - ADDR REG VALUES ARE UPDATED
                                           MBM PERIPHERAL SYSTEM IS INITIALIZED
                              ;*
                              ;*
02061
                              MBMSINIT:
02C6'
        F5
                                      PUSH
                                              AF
0207
        3A 02A7'
                                      LD
                                              A, (INTFLG)
                                                                      IS INTERRUPT
                                                              ;***
                                      AND
02CA'
                                                               *** PROCESSING ENABLED? ***
                                                               ;YES
02CB'
        C4 048D'
                                      CALL
                                              NZ, INT $ INIT
O2CE'
        20 11
                                      JR
                                              NZ, INSRT
                                                               ;YES
02D0'
                                      XOR
                                                               ;*** SET BMCR ADDR REG ***
02D1'
        32 02AE'
                                      LD
                                               (MBM$BMCR+3),A ;*** TO 1ST PAGE OF
                                                                                    ***
02D4'
        32 02AF'
                                      LD
                                               (MBM$BMCR+4),A ;***
                                                                    1ST BUBBLE
0207'
        CD 0415'
                                      CALL
                                              WAITSTAT
                                                               ;WAIT UNTIL BMC AVAIL
                                                              SET BMC REGS
02DA'
        CD 03C6'
                                      CALL
                                              SET$BHCR
023D'
        3E 11
                                      LD
                                              A,BM$INT
                                                              ;*** SEND THE BUBBLE
O2DF'
        D3 29
                                      OUT
                                               (BM$CMD),A
                                                              3*** INITIALIZE COMMAND ***
02E1'
        F1
                              INSRT: POP
                                              AF
02E2'
        C9
                                      RET
                              PAGE
```

Figure 18. MBM Software (page 7 of 32).

```
;*
                              * THIS ROUTINE READS FROM 1 TO 3 MBM PAGES INTO A USER
                              * DEFINED BUFFER AREA.
                              ;*
                              ;* INPUT: HL - BEGINNING ADDR OF INPUT BUFFER
                              ;*
                              * OUTPUT: (HL) - INPUT BUFFER IS FILLED WITH MEM DATA
                              **
02E3'
                             HBM$READ:
02E3'
       F5
                                      PUSH
                                              ΑF
02E41
       CD 0415'
                                      CALL
                                              WAITSTAT
                                                              WHAIT UNTIL BMC AVAIL
02E7'
       CD 03C9.
                                      CALL
                                              SET$BMCR
                                                              SET MBM CONTROLLER REGS
                                                              ;***
02EA'
        3A 02A7'
                                     LD
                                              A, (INTFLG)
                                                                     IS INTERRUPT
02ED.
                                      AND
        A7
                                                              *** PROCESSING ENABLED? ***
        C4 0487'
02EE'
                                              NZ, INTSREAD
                                      CALL
                                                              ;YES
02F1'
        20 07
                                      JR
                                              NZ,RD$RT
                                                              ;YES
02F3'
        3E 12
                                      LD
                                              A,BM$RD
                                                              ;*** ISSUE ***
02F5'
        D3 29
                                      OUT
                                              (BM$CMD),A
                                                              ;*** READ ***
       CD 03EC.
02F7'
                                      CALL
                                              READ
                                                              READ HBM BLOCK INTO (HL) BUF
02FA'
       CD O3DA'
                             RD$RT: CALL
                                              INC$ADRR
                                                              ;INCREMENT BMC ADDR REG VALUE
02FD'
                                      POP
       F1
                                              AF
O2FE'
       C9
                                      RET
                             PAGE
```

Figure 18. MBM Software (page 8 of 32).

```
THIS ROUTINE READS THE SELECTED BOOTLOOP REGISTER(S) INTO
                                  A FIFO BUFFER. (NOTE: THIS ROUTINE IS FOR TESTING ONLY,
                                  PRODUCTION ROUTINE NEEDS TO INITIALIZE BLOCK LENGTH AND
                                  ADDRESS REGISTERS BEFORE READING, AND UNSCRAMBLE
                                  (DE-INTERLEAVE) THE BOOTLOOP VALUES.
                              ;*
                                 INPUT: HL - PNTR TO BUFFER
                              ;*
                              3×
                              ş¥
                                 OUTPUT: (HL) - BUFFER IS FILLED WITH BOOTLOOP DATA
02FF'
                              MBM$RXBR:
02FF'
        F5
                                      PUSH
                                              AF
0300,
        CD 0415'
                                      CALL
                                              WAITSTAT
                                                              WAIT UNTIL BMC AVAIL
                              *** INITIALIZE BLR & ADDR REGS
03031
        3E 15
                                      LD
                                              A,BM$RBR
                                                              ;*** SEND READ
03051
                                      OUT
        D3 29
                                              (BM$CMD),A
                                                              *** BOOTLOOP REG ***
03071
        CD 03EC'
                                      CALL
                                              READ
                                                              READ MBM BLOCK INTO (HL) BUF
                                      POP
030A'
        F1
                                              AF
03081
        C9
                                      RET
                                  THIS ROUTINE WRITES 1 TO 3 MBM PAGES FROM A USER DEFINED
                                  BUFFER AREA.
                              ;*
                                  INPUT: HL - BEGINNING ADDR OF OUTPUT BUFFER
                                  OUTPUT: MBM PAGE(S) WRITTEN
030C.
                              MBM$WRIT:
030C
        F5
                                      PUSH
                                              AF
030D'
                                      PUSH
                                              BC
        C5
                                      PUSH
030E.
        E5
                                              HL
```

Figure 18. MBM Software (page 9 of 32).

030F' 0312'	CD 0415' CD 03C6'		CALL CALL	WAITSTAT SET\$BMCR	;WAIT UNTIL BMC AVAIL ;SET MBM CONTROLLER REGS
0315' 0318' 0319'	3A 02A7' A7 C4 04D4'		LD AND CALL	A,(INTFLG) A NZ,INT\$WRIT	;*** IS INTERRUPT *** ;*** PROCESSING ENABLED? *** ;YES
031C.	20 DC		JR	NZ,RD\$RT	;YES
031E'	3E 13		LD	A,BM\$WR	;*** SEND WRITE ***
0320′	D3 29		OUT	(BM\$CMD),A	;*** COMMAND ***
03221	CD 041C'		CALL	WATESTRT	;*** WAIT UNTIL WRITE ***
0325'	CB 47	WR\$WT1:	BIT	ffrbps,a	;*** STARTS AND FIFO ***
0327	28 FC		JR	Z,WR\$WT1	;*** BECOMES AVAILABLE ***
03291	OE 28		LD	C,BM\$DATA	SET FIFO OUTPUT PORT
0328'	3A 02B0'		LD	A,(MBM\$PSIZ)	:*** SET OUTPUT ***
032E'	47		LD	B,A	;*** LENGTH ***
032F'	DB 29	WR\$WT2:	IN	A,(BM\$STAT)	GET BMC STATUS
0331'	CB 7F		BIT	BSYBPS,A	BUSY?
0333'	28 OB		JR	Z,WR\$RT	NO
03351	CB 47		BIT	FFRBPS,A	ROOM IN FIFO?
0337'	28 F6		JR	Z,WR\$WT2	INO, THEN WAIT
03391	ED A3		OUTI	<b>-</b> /	YES, OUTPUT NEXT BYTE
033B'	00		NOP		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
033C,	00		NOP		GIVE FIFO-READY STATUS TIME TO CHANGE
033D'	00		NOP		,00000000000000000000000000000000000000
033E.	20 EF		JR	NZ,WR\$WT2	3LOOP UNTIL DONE
03401	CD 03DA'	WR\$RT;	CALL	INC\$ADRR	;INCREMENT BMC ADDR REG VALUE
0343'	E1		POP	HL	,
0344	C1		POP	BC	
0345'	F1		POP	AF	
0346	C9		RET		
. = -		PAGE			

Figure 18. MBM Software (page 10 of 32).

```
THIS ROUTINE POSITIONS THE MBM AT A USER SPECIFIED PAGE
                                  (RELATIVE TO THE MBM INPUT TRACK).
                              ;*
                                 INPUT: MBMSBMCR+3/4 - PAGE TO BE SELECTED
                                  OUTPUT: N/A
                              MBM$RSEK:
0347"
                                      PUSH
                                              AF
03471
        F5
                                              HL
                                      PUSH
03481
        23
                                                              SWAIT UNTIL BMC AVAIL
                                              WAITSTAT
                                      CALL
03491
        CD 0415'
                                              HL, (MBM$BMCR+3) ;*** DECREMENT BMC ADDR ***
        2A 02AE'
                                      LD
034C'
                                                              *** REGISTER VALUE AS ***
                                      DEC
034F'
        2B
                                               (MBM$BMCR+3),HL ;*** REQUIRED FOR SEEK ***
                                      LD
        22 02AE'
03501
                                                              SET MBM CONTROLLER REGS
                                      CALL
                                              SET$BMCR
03531
        CD 03C4,
                                                               ;*** SEND
                                               A,BM$RSK
        3E 14
                                      LD
03561
                                                              *** READ SEEK ***
                                      OUT
                                               (BM$CHD),A
        D3 29
03581
                                                               *** RESET BMC ADDR VALUE ***
                                       INC
035A1
        23
                                               (MBM$BMCR+3),HL 3*** TO USER REQUESTED PAGE ***
                                       LD
03581
        22 02AE'
                                               HL
                                       POP
035E'
        E1
                                       POP
                                               AF
        F1
035F'
                                       RET
03601
        C9
                               PAGE
```

Figure 18. MBM Software (page 11 of 32).

```
* THIS ROUTINE WRITES THE BUFFER POINTED TO BY HL REG PAIR TO
                             * THE SELECTED BOOTLOOP REGISTER(S). NOTE, THIS ROUTINE
                             * REQUIRES VALIDATION OF THE PROPER NUMBER OF 1'S TO BE PUT
                             3* IN THE BOOTLOOP BEFORE THEY ARE WRITTEN. (NOTE: THIS
                             * ROUTINE IS FOR TESTING ONLY, PRODUCTION ROUTINE NEEDS TO
                                 INITIALIZE BLOCK LENGTH AND ADDRESS REGISTERS BEFORE
                             ;*
                                 WRITING, AND BUBBLE CHANNELS MUST BE INTERLEAVED BIT BY BIT
                             ;*
                                 BEFORE THE BOOTLOOP IS WRITTEN).
                             ;*
                             ;*
                             * INPUT: HL - PNTR TO FIFO BUF
                                          (HL) - BUFFER OF DATA TO BE WRITTEN
                             ;*
                             ;*
                                 OUTPUT: BOOTLOOP REGS ARE SET
03611
                             MBMSWXBR:
03411
       F5
                                     PUSH
                                             AF
0362'
       C5
                                     PUSH
                                             BC
                                     CALL
                                             WAITSTAT
                                                             WAIT UNTIL BMC AVAIL
                             ;*** INITIALIZE BLR & ADDR REGS ***
                             *** INTERLEAVING ROUTINE GOES HERE ***
                             *** VALIDATION ROUTINE GOES HERE ***
                                     LD
                                             B,40D
                                                             ;INIT INPUT COUNT
                                     LD
                                             C,BM$DATA
                                                                   FIFO INPUT PORT
                                     OTIR
                                                             WRITE 40 BYTES TO FIFO
                                     LD
                                             A,BM$WBR
                                                             ;*** SEND WRITE ***
                                     CUT
                                             (BM$CMD),A
                                                             ;*** BOOTLOOP REG ***
03631
       CD 03B9'
                                     CALL
                                             NONSUP
                                                             SCOMMAND NOT SUPPORTED
                                     POP
03661
       Ci
                                             BC
0367'
                                     POP
       F1
                                             AF
03681
                                     RET
                             PAGE
```

1-14

Figure 18. MBM Software (page 12 of 32).

```
THIS AREA RESERVED FOR -- WRITE BOOTLOOP ROUTINE
                              ;*
                              ;* INPUT:
                              ;#
                                  OUTPUT:
                              ;*
03691
                              MBM$WZBL:
0369.
       F5
                                              AF
                                      PUSH
                                      CALL
                                              WAITSTAT
                                                               SWAIT UNTIL BMC AVAIL
                              ì
                                      LD
                                              A,BM$WBL
                                                               *** SEND WRITE ***
                              ÷
                                      OUT
                                              (BM$CMD),A
                                                               ;*** ROOTLOOP ***
        CD 0389'
                                      CALL
                                              HONSUP
                                                               COMMAND NOT SUPPORTED
036A1
034D.
       F1
                                      POP
                                              AF
036E'
        C9
                                      RET
                                  THIS AREA RESERVED FOR -- READ FSA STATUS' ROUTINE
                              ;*
                              ;*
                                 INPUT: *
                              ;*
                              ;*
                                  OUTPUT: *
036F'
                              MBM$RFSA:
036F'
        F5
                                      PUSH
                                              AF
                                      CALL
                                              WAITSTAT
                                                               ; WAIT UNTIL BMC AVAIL
                                      LD
                                              A,BM$FSA
                                                               ;*** SEND FSA ***
                              ì
                                      OUT
                                              (BM$CMD),A
                                                               *** STATUS ***
                                                               COMMAND NOT SUPPORTED
03701
        CD 03B9'
                                      CALL
                                              NONSUP
                                      POP
0373
                                              AF
        F1
                                      RET
0374'
        C9
                              PAGE
```

Figure 18. MBM Software (page 13 of 32).

```
3* THIS ROUTINE TERMINATES THE CURRENTLY EXECUTING COMMAND
                             ;*
                             ;* INPUT: N/A
                                 OUTPUT: N/A
0375'
                             HBMSABRT:
0375'
       F5
                                     PUSH
                                             AF
0376
                                             A,BM$ABT
        3E 19
                                     LD
                                                             ;*** SEND ***
0378'
                                     OUT
                                             (BM$CHD),A
        D3 29
                                                             *** ABORT ***
037A'
       FI
                                     POP
                                             AF
037B'
       C9
                                     RET
                                THIS ROUTINE RESETS THE BMC FIFO AND EACH FSA.
                                INPUT: N/A
                                 OUTPUT: N/A
037C'
                             MBM#SRES:
037C'
                                     PUSH
                                             AF
        F5
                                             A,BM$SRE
037D'
        3E 1F
                                     LD
                                                             ;*** SEND S/W ***
037F'
        D3 29
                                     OUT
                                             (BM$CMD),A
                                                             ;*** RESET ***
                                     POP
        F1
                                             AF
0381'
0382'
        C9
                                     RET
                             PAGE
```

Figure 18. MBM Software (page 14 of 32).

```
THIS ROUTINE POSITIONS THE MBM AT A USER SPECIFIED PAGE
                                  (RELATIVE TO THE MBM OUTPUT TRACK).
                              * INPUT: MBM*BMCR+3/4 - PAGE TO BE SELECTED
                               ;×
                                  OUTPUT: N/A
03831
                              MBMSUSEX:
03831
        F5
                                       PUSH
                                               AF
03841
                                      PUSH
                                               HL
        E5
0385'
        CD 0415'
                                       CALL
                                               WAITSTAT
                                                               ;WAIT UNTIL BMC AVAIL
                                               HL, (MBM$BMCR+3) ;*** DECREMENT BMC ADDR ***
0388'
        2A 02AE'
                                       LD
038B'
                                       DEC
                                                               *** REGISTER VALUE AS ***
038C'
        22 02AE'
                                       LD
                                               (MBM$BMCR+3),HL ;*** REQUIRED FOR SEEK ***
038F'
        CD 03C6'
                                       CALL
                                                               SET MBM CONTROLLER REGS
                                               SET$BHCR
03921
        3E 1A
                                       LD
                                               A,BM$WSK
                                                               :*** SEND
03941
        D3 29
                                       OUT
                                               (BM$CMD),A
                                                               ;*** WRITE SEEK ***
                                                               **** RESET BMC ADDR VALUE ***
03961
        23
                                       INC
        22 02AE'
                                               (MBM$BMCR+3),HL ;*** TO USER REQUESTED PAGE ***
0397
                                       LD
039A'
        E1
                                       909
                                               HL
                                       POP
                                               AF
039B'
        F1
039C'
        C9
                                       RET
                               PAGE
```

Figure 18. MBM Software (page 15 of 32).

```
THIS AREA RESERVED FOR -- READ BOOTLOOP ROUTINE
                               ;#
                               3*
                                  INPUT: *
                               3#
                               ì*
                                  OUTPUT: *
                               ;*
039D'
                              MBM$RZBL:
039D.
                                       PUSH
        F5
                                               AF
                                               WAITSTAT
                                       CALL
                                                                ;WAIT UNTIL BMC AVAIL
                               ;
                                       LD
                                               A,BM$RBL
                                                               ;*** SEND READ ***
                               ì
                                                               ;*** BOOTLOOP ***
                                       OUT
                                               (BM$CMD),A
039E'
        CD 03B9'
                                               NONSUP
                                       CALL
                                                                COMMAND NOT SUPPORTED
03A1'
        F1
                                       POP
                                               AF
03A2'
        C9
                                       RET
                                  THIS AREA RESERVED FOR -- READ CORRECTED DATA DATA ROUTINE
                                  INPUT:
                               ;*
                                   OUTPUT: *
03A3'
                               HBH$RCDT:
03A3'
        F5
                                       PUSH
                                               AF
                                               WAITSTAT
                                       CALL
                                                                ; WAIT UNTIL BMC AVAIL
                               ì
                                                                ;*** SEND READ
                                       LD
                                               A,BM$RCD
                               ;
                                       OUT
                                               (BM$CMD),A
                                                                ;*** CORRECTED DATA ***
03A4'
        CD 03B9'
                                       CALL
                                               NONSUP
                                                                COMMAND NOT SUPPORTED
03A7'
        F1
                                       POP
                                               AF
03A8'
        C9
                                       RET
                               PAGE
```

Figure 18. MBM Software (page 16 of 32).

```
THIS ROUTINE RESETS THE MBM CONTROLLER (BMC) FIFO.
                              ;*
                              ;* INPUT: N/A
                              ;*
                              ;* OUTPUT: N/A
                              MBM$FFRE:
03A9'
03A9'
                                      PUSH
                                              AF
        F5
                                              WAITSTAT
                                                              ;WAIT UNTIL BMC AVAIL
        CD 0415'
                                      CALL
03AA'
                                                              ;*** SEND ***
OGAD'
        3E 1D
                                      LD
                                              A,BM$FRE
                                                             :*** RESET ***
O3AF'
        D3 29
                                      OUT
                                              (BM$CMD),A
                                      POP
                                              AF
0381'
        F1
                                  THIS ROUTINE PURGES MOST OF THE REGISTERS THROUGHOUT THE
                              ;*
                                  MBM SYSTEM, INCLUDING SEVERAL IN THE BMC.
                              ;*
                              ;*
                              ;* INPUT: N/A
                              ;*
                                  QUTPUT: N/A
                              MBM$PURG:
0382'
                                              ΑF
                                      PUSH
0382'
        F5
                                                              ;*** SEND ***
                                      LD
                                              A,BMSPRG
0383'
        3E 1E
                                                              *** PURGE ***
0385
        D3 29
                                      OUT
                                              (BM$CHD),A
                                      POP
                                              AF
0387'
        F1
                                      RET
 0388'
        C9
                              PAGE
```

Figure 18. MBM Software (page 17 of 32).

```
;*
                                   THIS ROUTINE PRINTS A WARNING THAT AN OPERATION IS NOT YET
                               ;*
                                   IMPLEMENTED.
                               ;*
                               ;*
                                   INPUT: N/A
                               ;*
                               3*
                               ;*
                                  OUTPUT: N/A
                               3*
03B9'
        C5
                               NONSUP: PUSH
                                               BC
03BA'
        D5
                                       PUSH
                                               DE
O3BB,
        OE 09
                                       LD
                                               C,PRTLN
                                                                *** NOTIFY USER ***
O3BD'
        11 0000'
                                       LD
                                               DE, SUPMSG
                                                                ;*** OF COMMAND ***
03C0,
        CD 0005
                                       CALL
                                               CDOS
                                                                ;*** NON-SUPPORT ***
03C3,
                                       POP
                                               DΕ
        D1
03041
        CI
                                       POP
                                               BC
03051
        C9
                                       RET
                               ;*
                                   THIS ROUTINE SETS THE MEM CONTROLLER REGS FROM VALUES
                               ;*
                                   STORED IN THE MBM$BMCR TABLE.
                               ;*
                                   INPUT:
                                            MBM$BMCR - BMC REG VALUES
                               ;*
                               ;*
                                   OUTPUT: MBM CONTROLLER REGS ARE SET
0369.
                               SET$BMCR:
03C61
        F5
                                       PUSH
                                               AF
0307'
        C5
                                       PUSH
                                               BC
03087
        E5
                                       PUSH
                                               HL
03091
        3E 08
                                       LD
                                               A,BLRO
                                                                :*** SET BMC POINTER TO ***
03CB.
        D3 29
                                       OUT
                                               (BM$CMD),A
                                                                3*** BLOCK LENGTH REG ***
O3CD.
        06 05
                                       LD
                                               B, BRLEN
                                                                SET LENGTH OF HBMSBMCR TABLE
O3CF
        0E 28
                                       LD
                                               C,BMSDATA
                                                                     OUTPUT PORT
0301.
        21 02AB
                                       LD
                                               HL, MBMSBMCR
                                                                     OUTPUT BUFFER
```

Figure 18. MBM Software (page 18 of 32).

```
MACRO-80 3.36 17-Mar-80
                                       PAGE
                                               1-21
03D4'
        ED B3
                                       OTIR
0306'
        EI
                                       POP
                                               HL
03D7'
        C1
                                       POP
                                               BC
0308'
        F1
                                       POP
                                               AF
03D9.
        C9
                                       RET
                               ;*
                                  THIS ROUTINE INCREMENTS THE ADDR REG VALUES STORED IN THE
                               ;*
                                  MBM$BMCR TABLE. (A KEY TO THE CODE IS THAT THE PAGE ADDR
                                  IN THE BMCR TABLE IS IN THE FLIPPED FORM OF Z-80 ADDRESSES).
                               ;*
                               ;*
                                 INPUT:
                                            MBM$BMCR - NBR OF PAGES PER I/O BLOCK
                                            MBM$BMCR+3/4 - BMC ADDR REG VALUES
                               ;*
                               ;*
                                  OUTPUT: MBM$BMCR+3/4 - INCREMENTED BY 1
O3DA'
                               INC$ADRR:
O3DA'
        C5
                                       PUSH
                                               BC
03DB,
        E5
                                       PUSH
                                               HL
O3DC.
        ED 4B 02AB'
                                       LD
                                               BC, (MBM$BMCR)
                                                               ;*** GET NBR OF PAGES USED ***
03E0'
        06 00
                                       LD
                                               B,ZERO
                                                               ;*** IN PREVIOUS OPERATION ***
03E2'
        2A 02AE'
                                       LD
                                               HL, (MBM$BMCR+3) ;GET ADDR REG VALUES BEFORE OPERATION
03E2.
        09
                                       ADD
                                               HL,BC
                                                               *** UPDATE ADDR ***
03E6'
        22 02AE'
                                       LD
                                               (MBM$BMCR+3),HL ;*** REG VALUES ***
03E9'
        E1
                                       POP
                                               HL
                                               BC
O3EA'
        C1
                                       POP
O3EB.
        C9
                                       RET
```

Figure 18. MBM Software (page 19 of 32).

PAGE

```
;*
                                 THIS ROUTINE USES THE POLLED TRANSFER METHOD TO READ A
                              **
                                 A BLOCK OF DATA INTO A USER DEFINED AREA. USER'S BUFFER
                              ;*
                              ;*
                                 MUST BE LONG ENOUGH TO HOLD THE REQUESTED MBM BLOCK.
                              ;*
                              ;*
                                 INPUT:
                                          HL - ADDR OF BEGINNING OF BUFFER
                              ;*
                              ;*
                                 OUTPUT: HL - UNAFFECTED
                              ÷*
                                           (HL) - MBM BLOCK POINTED TO BY BMC REGS
O3EC'
        F5
                             READ:
                                     PUSH
                                             AF
O3ED.
       C5
                                     PUSH
                                             BC
03EE.
        D5
                                     PUSH
                                             DE
03EF
        E5
                                     PUSH
                                             HL
03F0'
       CD 041C'
                                      CALL
                                              WATESTRT
                                                             ; WAIT FOR BMC TO START READING
        3A 02B0'
03F3'
                                     LD
                                             A, (MBM$PSIZ)
                                                             :INIT *** MAX PG ***
03F6'
        30
                                      INC
                                                                   *** SIZE ***
                                                             ì
03F7'
        47
                                     LD
                                             B,A
                                                                   ***
                                                                         + 1
03F8'
        OE 28
                                     LD
                                             C,BM$DATA
                                                                   INPUT PORT
03FA
                             READ$LP:
O3FA'
        DB 29
                                             A, (BM$STAT)
                                                             :GET STATUS
                                      IN
O3FC'
        CB 7F
                                     BIT
                                             BSYBPS,A
                                                             :BUSY?
O3FE'
       28 10
                                             Z,READ$RT
                                     JR
                                                             ;NO - DONE
04001
       CB 47
                                                             YES - DATA AVAIL?
                                     BIT
                                             FFRBPS,A
04021
        28 F6
                                             Z,READ$LP
                                      JR
                                                                    ΝО
                                                             ï
0404
        ED A2
                                      INI
                                                                    YES - READ A BYTE
                                                             ;
04051
       20 F2
                                     JR
                                             HZ, READSLP
                                                                          LOOP IF PG NOT OVERFLOWED
                                                             ţ
04081
        0E 09
                                             C,PRTLN
                                     LD
                                                             ************
040A
       11 0022'
                                     LD
                                             DE, RDERR
                                                             ** ERROR - READ PAST END OF PAGE *
040D'
       CD 0005
                                     CALL
                                             CDOS
                                                             *******
0410
                             READSRT:
0410
                                             HL.
        El
                                     POP
0411
        D1
                                     POP
                                             DE
0412'
       C1
                                     POP
                                             BC
0413'
       F1
                                     POP
                                             AF
0414'
       C9
                                     RET
                             PAGE
```

Figure 18. MBM Software (page 20 of 32).

```
;*
                              * THIS ROUTINE MONITORS MBM STATUS UNTIL CONTROLLER BMC
                                  BECOMES NOT BUSY.
                              ;*
                              ;*
                              ;* INPUT: N/A
                              ;*
                              ;*
                                 OUTPUT: A - MBM CONTROLLER STATUS
04151
                              WAITSTAT:
0415
        DB 29
                                      IN
                                              A, (BM$STAT)
                                                              GET HBM STATUS
                                      BIT
                                                              STILL BUSY?
0417
        CB 7F
                                              BSYBPS,A
0419'
        20 FA
                                      JR
                                              NZ, WAITSTAT
                                                              ;YES
041B'
        CŸ
                                      RET
                              * THIS ROUTINE MONITORS MBM STATUS UNTIL THE BMC BECOMES BUSY.
                              ;*
                              ;* INPUT: N/A
                              3×
                                 OUTPUT: N/A
                              WATESTRT:
041C'
041C'
                                      PUSH
                                              AF
        F5
041D'
        DB 29
                              WATELP: IN
                                              A, (BM$STAT)
                                                              GET BMC STATUS
041F'
        CB 7F
                                      BIT
                                              BSYBPS,A
                                                              ;HAS READ STARTED YET?
0421'
        28 FA
                                      JR
                                              Z, WATELP
                                                              NO, LOOP UNTIL IT DOES
04231
        F1
                                      POP
                                              AF
04241
        C9
                                      RET
                              PAGE
```

Figure 18. MBM Software (page 21 of 32).

```
;*
                            ;*
                                THIS ROUTINE SETS UP THE SYSTEM FOR PROCESSING MBM
                            ;*
                                GENERATED INTERRUPTS, AND REINITIALIZES THE BMC FOR
                                INTERRUPT I/O.
                            ;#
                            ;*
                               INPUT:
                                        MBM$BMCR+2 - BMC ENABLE REG VALUE
                            ;*
                            ;*
                            ;*
                                OUTPUT: MBM$BMCR+2 - BMC ENABLE REG VALUE WITH NORMAL
                                                     INTERRUPTS SET
                            ;*
                                        MBM$BMCR+3/4 - BMC ADDR REG SET TO 1ST PAGE OF
                            ;*
                            ;*
                                                       1ST BUBBLE
                            ;*
                                        BMC IS INITIALIZED FOR INTERRUPT I/O
04251
                            NBM$ISET:
0425'
       F5
                                   PUSH
                                           AF
04261
       E5
                                    PUSH
                                           HL
0427'
       3E 01
                                    LD
                                           A.ONE
                                                          :*** SET INTERRUPT ***
       32 02A7'
04291
                                   LD
                                           (INTFLG),A
                                                          ;*** ENABLED FLAG ***
042C'
       3A 02AD'
                                    LD
                                           A, (MBM$BMCR+2) ;*** SET NORMAL INTERRUPTS ***
042F'
       CB C7
                                                          ;***
                                    SET
                                           INBPS,A
                                                                  WITHIN THE BMC
0431'
       32 02AD'
                                    LD
                                            (MBM$BMCR+2),A ;***
                                                                  REG VALUE TABLE
                                                                                    ***
04341
       CD 048D'
                                   CALL
                                           INT$INIT
                                                          REINITIALIZE MBM
0437'
       3A 0038
                                           A,(INT$RST)
                                                           LD
       32 02A8'
043A'
                                    LD
                                           (INTSAV),A
                                                          * SAVE OLD INTERRUPT
043D'
       2A 0039
                                    LD
                                           HL,(INT$RST+1) ;* RESTART OPERATION(S) *
                                           (INTSAV+1),HL ;* * * * * * * * * * *
0440'
       22 02A9'
                                   LD
04431
       3E C3
                                                           *****
                                    LD
                                           A,JP$OPCD
04451
       32 0038
                                    LD
                                           (INT$RST),A
                                                          * SET BRANCH TO
       21 05001
04481
                                    LD
                                           HL, INTSHNDL
                                                          * INTERRUPT HANDLER *
       22 0039
044B'
                                    LD
                                           (INT$RST+1),HL ;* * * * * * * * *
044E'
       AF
                                    XDR
                                                           **********
044F'
       32 02A3'
                                            (RDSIZ),A
                                                           * CLEAR READ & WRITE SIZES *
                                    LD
0452"
       32 02A4'
                                    LD
                                            (WRSIZ),A
                                                          **********
04551
                                    POP
       E1
                                           HL
04561
                                    POP
                                           AF
       F1
0457
       C9
                                    RET
                            PACE
```

Figure 18. MBM Software (page 21 of 32).

```
THIS ROUTINE SETS THE SOFTWARE SYSTEM FOR POLLED MBM 1/0.
                                 AND REINITIALIZES THE BMC FOR POLLED I/O.
                             ÷×
                             :#
                                          MBM$BMCR+2 - BMC ENABLE REG VALUE
                                 INPUT:
                             ;*
                                 QUTPUT: MBM$BMCR+2 - BMC ENABLE REG VALUE WITH ALL
                                                       INTERRUPTS TURNED OFF
                             ;*
                                          MBM$BMCR+3/4 - BMC ADDR REG SET TO 1ST PAGE OF
                                                         1ST BUBBLE
                             ;*
                                          BMC IS INITIALIZED FOR POLLED I/O
                             ;*
04581
                             MBM$ICLR:
04581
        F5
                                     PUSH
                                             AF
04591
                                     PUSH
                                             BC.
        C5
045A'
        D5
                                     PUSH
                                             DE
045B'
        E2
                                     PUSH
                                             HL
045C'
                                                             *** IS INTERRUPT PROCESSING ***
        3A 02A7'
                                     LD
                                             A, (INTFLG)
                                                             ***
045F'
                                     AND
                                                                   ALREADY DISABLED?
        A7
                                                             ;YES
0460'
        28 26
                                     JR
                                             Z,IC$RT
                                                             ;NO, *** CLEAR INTERRUPT ***
0462
                                     XOR
        AF
04631
        32 02A7'
                                     LD
                                             (INTFLG),A
                                                                  *** ENABLED FLAG
04661
                                     DI
0467'
        3A 02A8'
                                                             *********
                                     LD
                                             A, (INTSAV)
        32 0038
                                     LD
046A'
                                             (INT$RST),A
                                                             * RESTORE OLD INTERRUPT *
046D'
        2A 02A9'
                                     LD
                                             HL, (INTSAV+1)
                                                             * RESTART OPERATION(S) *
04701
        22 0039
                                     LD
                                             (INT$RST+1),HL
                                                             **********
0473'
        3A 02AD'
                                     LD
                                             A, (MBM$BMCR+2)
                                                                   CLEAR ALL
                                                             ***
0476"
        E6 FE
                                     AND
                                             OFFH-INBIT
                                                             ***
                                                                   INTERRUPTS
0478
        E6 82
                                     AND
                                             IEBIT+IPBIT
                                                             :*** WITHIN THE BMC
047A'
        32 02AD'
                                     LD
                                             (MBM$BMCR+2),A 3*** REG VALUE TABLE ***
047D'
        CD 02C6'
                                     CALL
                                             MBM$INIT
                                                             REINIT MBM SYSTEM
        0E 09
04801
                                     LD
                                             C,PRTLN
                                                             0482
        11 025B'
                                     LD
                                             DE, REIMSG
                                                             * SYSTEM REINITIALIZED FOR POLLED I/O *
                                     CALL
                                             CDOS
04851
        CD 0005
04881
                             IC$RT: POP
                                             HL
        E1
04891
                                     POP
                                             DE
        D1
                                             BC
048A'
        C1
                                     POP
                                     POP
                                             AF
0488
        F1
048C'
                                     RET
```

Figure 18. MBM Software (page 23 of 32).

```
;* *
                                 THIS ROUTINE INITIALIZES THE MBM WHEN THE SYSTEM IS IN
                                 ITS INTERRUPT I/O PROCESSING MODE.
                                INPUT:
                                          BMCR - TABLE OF BMC REG VALUES
                                 OUTPUT: MBM$BMCR+3/4 - ADDR REG VALUES ARE UPDATED
                             ;#
                                          MBM PERIPHERAL SYSTEM IS INITIALIZED
048D'
                             INTSINIT:
048D'
       F5
                                     PUSH
                                             AF
048E'
       C5
                                     PUSH
                                             BC
048F'
       D5
                                     PUSH
                                             DE
                             NOTE: THE INITIALIZE COMMAND CAUSES RANDOM TOGGLING OF THE DRO
                                     INTERRUPT LINE (THIS IS AN UNDOCUMENTED BUT KNOWN BMC
                                     HARDWARE DEFICIENCY). THEREFORE, WHEN INITIALIZING,
                             ì
                                     DISABLE INTERRUPTS UNTIL INITIALIZATION COMPLETES.
                             ì
04901
        F3
                                     DI
0491'
        AF
                                     XOR
                                                            *** SET BMC ADDR REG ***
0492
        32 02AE'
                                     LD
                                             (MBM#BMCR+3),A ;*** TO 1ST PAGE OF ***
0495'
        32 02AF'
                                     LD
                                             (MBM$BMCR+4),A ;***
                                                                    1ST BUBBLE
0498'
        CD 0415'
                                     CALL
                                             WAITSTAT
                                                            ;WAIT UNTIL BMC AVAIL
        CD 03C4
049B'
                                     CALL
                                             SET$BMCR
                                                            SET BMC REGS
049E'
        3E 11
                                             A,BMSINT
                                                            :*** SEND THE BUBBLE
                                     LD
04401
        D3 29
                                     OUT
                                             (BM$CMD),A
                                                            *** INITIALIZE COMMAND ***
        0E 09
04A2'
                                     LD
                                             C,PRTLN
                                                            ************
0444
        11 014C'
                                     LD
                                             DE, INIMSG
                                                            * SYSTEM INITIALIZED FOR INTERRUPTS *
04A7'
        CD 0005
                                     CALL
                                             CDOS
                                                            ***********
        CD 0415
04AA'
                                     CALL
                                             WAITSTAT
                                                            ;WAIT UNTIL DONE
04AD'
        CD OSBD'
                                     CALL
                                             IRESET
                                                            RESET INTERRUPTS AND STATUS REG
04B0'
        ED 56
                                     IM
                                             1
                                                            SET INTERRUPTS FOR JUMP TO LOC Y'38'
       FB
04B2'
                                     EI
04B3'
                                     POP
        D1
                                             DE
0484
       C1
                                     POP
                                             8C
04B5'
        F1
                                     POP
                                             AF
04B6'
        C9
                                     RET
                             PAGE
```

Figure 18. MBM Software (page 24 of 32).

```
* THIS ROUTINE INITIATES AN MBM READ (WITH INTERRUPT
                                  PROCESSING) TO A USER DEFINED BUFFER AREA.
                              ;* INPUT: HL - BEGINNING ADDR OF INPUT BUFFER
                              ;*
                              * OUTPUT: BUFPTR - PNTR TO BEGINNING OF INPUT BUFFER
04B7'
                              INT$READ:
04B7'
        F5
                                      PUSH
                                              AF
04B8'
        22 02A5'
                                      LD
                                               (BUFPTR),HL
                                                               ; INIT BUF PNTR
        3A 02B0'
04BB'
                                      LD
                                              A, (MBM$PSIZ)
                                                               ;*** SET UP NBR OF BYTES ***
        32 02AJ'
04BE'
                                      LD
                                               (RDSIZ),A
                                                               ;***
                                                                     TO BE XFERRED
04C1'
        3E 12
                                      LD
                                              A,BM$RD
                                                               ;*** ISSUE ***
04C3'
        D3 29
                                      OUT
                                              (BM$CHD),A
                                                               ;*** READ ***
04C5'
                              IR$C8: HALT
        76
                                                               WAIT FOR A 22 BYTE INTERRUPT
04061
        3A 02A3'
                                      LD
                                              A, (RDSIZ)
                                                               GET REMAINING BYTES TO BE READ
04091
        FE 16
                                      CP
                                              22D
                                                               ;ARE LESS THAN 22 BYTES LEFT?
        30 F8
04CB'
                                      JR
                                              NC, IR$C8
                                                               ;NO
        FE 00
                                      CP
04CD'
                                              ZERO
                                                               ; ARE EXACTLY O BYTES LEFT?
04CF'
        28 01
                                      JR
                                              Z,IR$RT
                                                               YES, OP PROBABLY ALREADY COMPLETE
04D1'
                                      HALT
                                                               WAIT FOR OP COMPLETE INT
        76
0402'
                              IR$RT: POP
                                              AF
        F1
04D3'
                                      RET
                              PAGE
```

Figure 18. MBM Software (page 25 of 32).

```
;*
                                   THIS ROUTINE INITIATES AN MBM WRITE (USING INTERRUPT
                                   PROCESSING) FROM A USER DEFINED BUFFER AREA.
                                   INPUT: HL - BEGINNING ADDR OF OUTPUT BUFFER
                                   OUTPUT: BUFPTR - PHTR TO BEGINNING OF INPUT BUFFER
04D4'
                               INTSURIT:
04D4'
                                               AF
        F5
                                       PUSH
04D5'
        C5
                                       PUSH
                                               90
        E5
04D6'
                                       PUSH
                                               HL
04D7'
        3E 13
                                               A,BM$WR
                                                                ;*** SEND WRITE ***
                                       LD
04D9'
        D3 29
                                       OUT
                                               (BM$CMD),A
                                                                ;*** COMMAND
04DB'
        CD 041C'
                                       CALL
                                               WATESTRT
                                                                :*** WAIT UNTIL WRITE
O4DE'
        CB 47
                               IW$WT1: BIT
                                               FFRBPS,A
                                                                ;*** STARTS AND FIFO
04E0'
        28 FC
                                       JR
                                               Z,IW$WT1
                                                                ;*** BECOMES AVAILABLE ***
04E2'
        OE 28
                                       LD
                                               C,BM$DATA
                                                                SET FIFO OUTPUT PORT
04E4'
        06 28
                                       LD
                                               B,40D
                                                                        & OUTPUT LENGTH
04E6'
        ED B3
                                       OTIR
                                                                FILL THE FIFO
04E8'
        22 02A5'
                                       LD
                                               (BUFPTR),HL
                                                                ;INIT BUF PNTR
        3A 02B0'
04EB'
                                       LD
                                               A, (MBM$PSIZ)
                                                                *** SET NBR OF
O4EE'
        D6 28
                                       SUB
                                               40D
                                                                ;*** BYTES REMAINING ***
04F0'
        32 02A4'
                                       LD
                                               (WRSIZ),A
                                                                ;*** IN OUTPUT BUF ***
04F3'
                               IW$C8: HALT
                                                                WAIT FOR 22 BYTE INT
        76
04F4'
        3A 02A4'
                                               A,(WRSIZ)
                                       LD
                                                                CET NBR OF BYTES TO BE WRITTEN
04F7'
        FE 00
                                       CP
                                                                WRITE BUFFER EMPTY?
                                               ZERO
04F9'
        20 F8
                                       JR
                                               NZ,IW$C8
                                                                :NO
04FB'
                                       HALT
                                                                YES, WAIT FOR OP COMPLETE INTERRUPT
        76
04FC'
                                       POP
        E1
                                               HL
04FD'
                                               8C
        CI
                                       POP
U4FE'
                                       POP
        F1
                                               ΑF
04FF
        C9
                                       RET
                               PAGE
```

Figure 18. MBM Software (page 26 of 32).

```
THIS ROUTINE HANDLES MBM INTERRUPTS BY DETERMINING ITS
                              ;×
                                  SOURCE AND JUMPING TO APPROPRIATE PROCESSING ROUTINES.
                              ;*
                                  INPUT:
                                           RDSIZ - NBR OF BYTES REMAINING TO BE READ
                              ;*
                                           WRSIZ - NBR OF BYTES REMAINING TO BE WRITTEN
                              ;*
                              ;*
                                  OUTPUT: RDSIZ & WRSIZ UPDATED (BY INT$?? SUBROUTINES)
                              ;#
05001
                              INT$HNDL:
                                              AF
05001
        F5
                                      PUSH
0501'
        C5
                                      PUSH
                                              BC
05021
                                      PUSH
        D5
                                              DE
05031
        DB 29
                                      IN
                                              A,(BM$STAT)
                                                              *** SAVE STATUS ***
0505
        47
                                      LD
                                              B,A
                                                              :*** IN B REG
                                                               ;BUSY?
05061
       CR 78
                                      BIT
                                              BSYBPS,B
05081
        C2 0558'
                                              NZ,IH$RW
                                      JP
                                                               ;YES
050B'
       CB 68
                                      BIT
                                              OPFBPS,B
                                                               OP FAIL?
050D'
        CA 05461
                                      JP
                                              Z,IH$OC
                                                              :NO
0510'
        90 30
                                      LD
                                              C,PRTLN
                                                               YES, * * * * * * * * * * * * * *
0512"
        11 00491
                                              DE, ERRMSG
                                      LD
                                                                    * ERROR GENERATED INTERRUPT *
0515'
       CD 0005
                                      CALL
                                              CDOS
                                                                     * * * * * * * * * * * * *
        0E 09
                                                              ;***
0518
                                      LD
                                              C.PRTLN
                                                                      UNDETERMINED ERROR
                                                              ;***
051A'
        11 0071'
                                              DE, WHONOZ
                                      LD
                                                                     (WILL BE OVER-WRITTEN ***
051D'
        CD 0005
                                      CALL
                                              CDOS
                                                               *** ONCE ERROR IS DIAGNOSED) ***
05201
       CB 50
                                      BIT
                                              UNCBPS .B
                                                               SUNCORRECTABLE ERROR?
                                                              ;NO
0522'
        28 08
                                      JR
                                              Z,IH$C3
0524'
        0E 09
                                      LD
                                              C,PRTLN
                                                              ;* * * * * * * * * * * *
0526'
        11 0090'
                                      LD
                                              DE , UNCERR
                                                              * UNCORRECTABLE ERROR *
0529'
       CD 0005
                                      CALL
                                              CDOS
                                                               ********
052C'
       CB 58
                              IH$C3: BIT
                                              CORBPS,B
                                                               ;CORRECTABLE ERROR?
052E'
        28 08
                                      JR
                                              Z,IH$C4
                                                               ;NO
05301
       0E 09
                                              C,PRTLN
                                      LD
                                                              * CORRECTABLE ERROR *
0532'
        11 00B1'
                                      LD
                                              DE, CORERR
05351
        CD 0005
                                      CALL
                                                              ******
                                              CDOS
05381
        CB 60
                              IH$C4: BIT
                                                              ;TIMING ERROR?
                                              TIMBPS,B
053A
        28 08
                                              Z,IH$C5
                                      JR
                                                               ;NO
```

Figure 18. MBM Software (page 27 of 32).

	MACRO-80 3.36	17-Mar-80	PAGE	1-30	
053C' 053E' 0541'	11 0002'		LD LD CALL	C,PRTLN DE,TIMERR CDOS	;* * * * * * * * * * * * * ;* TIMING ERROR * ;* * * * * * * *
0544		IH\$C5: ; ;	CALL CALL JR	MBM\$FFRE WAITST IH\$DN	RESET FIFO WAIT FOR RESET COMPLETE
0544° 0546° 0549°	3A 02A3'	IH\$0C:	LD CP CALL	A,(RDSIZ) ZERO NZ,INT\$RD	;*** IS A READ *** ;*** PENDING? *** ;YES, FINISH READING BUF
0548° 054E° 0550° 0553° 0556°	0E 09 11 00F3' CD 0005		LD LD CALL JR	C,PRTLN DE,OPCMSG CDOS IH\$DN	; * * * * * * * * * * * ; * OP COMPLETE * ; * * * * * * * *
0558 0558 0550 0560	' 3A 02A3' ' FE 00 ' C4 0575'	IH\$R₩:	LD CP CALL JR	A,(RDSIZ) ZERO NZ,INT\$RD NZ,IH\$RT	;*** IS A READ *** ;*** PENDING? *** ;YES, READ MORE AND RETURN ; TO INTERRUPTED ROUTINE
0562 0565 0567 056A	3A 02A4' FE 00 C4 0599'		LD CP CALL JR	A,(WRSIZ) ZERO NZ,INT\$WT IH\$RT	<pre>;*** IS A WRITE *** ;*** PENDING? *** ;YES, WRITE MORE AND RETURN ; TO INTERRUPTED ROUTINE</pre>
056C	CD 05BD	IH\$DN:	CALL	IRESET	RESET INTERRUPTS AND STATUS REGS
056F 0570 0571 0572 0573	C1 FB FB	IH\$RT:	POP POP POP EI RETI	DE BC AF	

Figure 18. MBM Software (page 28 of 32).

```
;*
                                   THIS ROUTINE SUPPORTS MBM READING WHEN INTERRUPT I/O IS
                                   REQUIRED. DATA IS XFERRED FROM THE MBM INTO A USER DEFINED
                                   AREA. BLOCK LENGTH CHECKS ARE NOT MADE, SO USER'S BUFFER
                                   AREA MUST BE LONG ENOUGH TO HOLD THE REQUESTED MBM BLOCK.
                               ;*
                                   INPUT:
                                            BUFPTR - POINTER TO NEXT CHAR IN READ BUFFER
                               ;*
                               ;*
                                   OUTPUT: BUFPTR - UPDATED TO NEXT OUTPUT CHAR
                               ;*
0575
                               INT$RD:
                                       PUSH
0575
        F5
                                               AF
0576
        C5
                                       PUSH
                                               BC
                                       PUSH
                                               HL
0577'
        E5
05781
        2A 02A51
                                               HL, (BUFPTR)
                                       LD
                                                                SET BUF PHTR
                                                                ;INPUT PORT
        0E 28
057B'
                                       LD
                                               C.BM$DATA
                                                                GET NBR OF BYTES REMAINING IN BUF
057D'
        3A 02A31
                                       LD
                                               A, (RDSIZ)
                                       CP
05801
        FE 16
                                               HALFUL
                                                                LESS THAN HALF OF FIFO BUF LEFT?
        38 07
                                       JR
05821
                                               C, IRD$C2
                                                                ;YES
                                       LD
05841
        06 16
                                               B, HALFUL
                                                                :NO, SET HALF FIFO BUF LENGTH
05861
        90
                                       SUB
                                                                DECREASE NBR OF BYTES REMAINING
0587
        ED B2
                                       INIR
                                                                READ A BLOCK
05891
        18 04
                                       JR
                                               IRD$DN
        47
058B'
                               IRD$C2: LD
                                               B,A
                                                                SET NBR OF BYTES REMAINING
05801
        AF
                                       XOR
                                                                CLEAR NBR OF BYTES REMAINING IN BUF
                                               Α
058D'
        ED B2
                                       INIR
                                                                READ FINAL BLOCK
058F'
        32 02A3'
                               IRDSON: LD
                                                (RDSIZ),A
                                                                SAVE NBR OF BYTES LEFT IN BUF
0592'
        22 02A5
                                       LD
                                                (BUFPTR),HL
                                                                ;SAVE PNTR TO NEXT BYTE IN BUF
0595
        E1
                                       POP
05961
                                       POP
                                               BC
        C1
0597'
                                       POP
                                               AF
        Fi
                                       RET
0598
        C9
                               PACE
```

Figure 18. MBM Software (page 29 of 32).

```
;*
                                   THIS ROUTINE SUPPORTS MBM WRITING WHEN INTERRUPT I/O IS
                               ;*
                                   REQUIRED. DATA IS XFERRED FROM A USER DEFINED OUTPUT
                                   BUFFER TO THE MBM.
                               ;×
                               ;×
                                             BUFPTR - POINTER TO NEXT CHAR IN WRITE BUFFER
                               ;*
                                   INPUT:
                               ;*
                               ;*
                                   OUTPUT: BUFPTR - UPDATED TO NEXT OUTPUT CHAR
05991
                               INTSUT:
05991
                                        PUSH
                                                AF
        F5
059A'
                                        PUSH
                                                BC
        C5
059B'
        E5
                                        PUSH
                                                HL
059C'
        2A 02A5'
                                        LD
                                                HL, (BUFPTR)
                                                                 SET BUF PHTR
059F'
        0E 28
                                        LD
                                                C,BM$DATA
                                                                 COUTPUT PORT
                                                                 GET NOR OF BYTES REMAINING IN BUF
05A1'
        3A 02A4'
                                        LD
                                                A, (WRSIZ)
05A4'
        FE 16
                                        CP
                                                HALFUL
                                                                 ;LESS THAN HALF OF FIFO BUF LEFT?
05A6'
        38 07
                                        JR
                                                C, IWR$C2
                                                                 ;YES
05A8'
        06 16
                                        LD
                                                B, HALFUL
                                                                 NO, SET HALF FIFO BUF LENGTH
05AA'
                                        SUB
                                                                 ;DECREASE NBR OF BYTES REMAINING
        90
05AB'
        ED B3
                                        OTIR
                                                                 ;WRITE A BLOCK
05AD'
        18 04
                                        JR
                                                IWR$DN
05AF'
        47
                               IWR$C2: LD
                                                B,A
                                                                 SET NBR OF BYTES REMAINING
0580'
        AF
                                        XOR
                                                                 CLEAR NBR OF BYTES REMAINING IN BUF
                                                Α
05B1'
        ED B3
                                        OTIR
                                                                 WRITE FINAL BLOCK
0583
        32 02A4'
                               IWR$DN: LD
                                                (WRSIZ),A
                                                                 SAVE NBR OF BYTES LEFT IN BUF
0586'
        22 02A5'
                                        LD
                                                (BUFPTR),HL
                                                                 SAVE PHTR TO NEXT BYTE IN BUF
05891
        E1
                                       POP
                                                HL
05BA'
        Ci
                                       POP
                                                BC
05BB'
        F1
                                       POP
                                                AF
05BC'
        C9
                                        RET
                               PACE
```

Figure 18. MBM Software (page 30 of 32).

```
THIS ROUTINE CLEARS MBM INTERRUPTS AND CLEARS THE BMC
                               STATUS REG.
                               INPUT: N/A
                            ;*
                            ;#
                                OUTPUT: BMC STATUS REG = 00
                            ;*
                                         DRQ AND INT INTERRUPT LINES ARE CLEARED
                            IRESET:
OSBD'
                                    PUSH
                                           AF
       F5
OSBD'
                                    PUSH
                                           BC
OSBE'
       C5
                                    PUSH
                                            DE
05BF'
       D5
                                                           *** RESET INTERRUPTS & ***
                                    LD
                                            A,BM$RES
05CO1
       3E 20
                                                           *** CLEAR STATUS REG ***
                                    OUT
                                            (BM$CMD),A
       03 29
05C2'
                                                           **********
                                            C,PRTLN
                                    LD
       CE 09
05041
                                                           * STATUS/INTERRUPT ARE RESET *
                                            DE, RSTMSG
                                    LD
05061
       11 0121'
                                                           ******
       CD 0005
                                    CALL
                                            CDOS
05091
                                                           GET BMC STATUS
                            IRS:
                                    IN
                                            A, (BM$STAT)
05CC'
       DB 29
                                                           ; IS STATUS CLEAR (IMPLIES INT ALSO CLR)
                                    AND
OSCE'
       A7
                                                           NO, WAIT
                                            NZ,IRS
                                    JR
05CF'
       20 FB
                                            DE
                                    POP
05D1'
       D1
                                    POP
                                            BC
05D2'
       C1
                                    POP
                                            AF
0503"
        F1
                                    RET
05D4'
        C9
                                     END
```

Figure 18. MBM Software (page 31 of 32).

### Macros:

Symbols:												
	ADRO	3000	ADR1	000F	BLRO	000B	BLR1	00 <b>0</b> C				
	<b>BM\$ABT</b>	0019	BM\$CMD	0029	<b>BM\$DAT</b>	0028	BMSFRE	Q01D				
	BM\$INT	0011	BMSPRG	001E	BM\$RBL	001B	BM\$RBR	0015				
	BMSRCD	001C	BM\$RD	0012	BM\$RES	0020	BM\$RFS	0018				
	BM\$RSX	0014	BM\$SRE	001F	BM\$STA	0029	BM\$WBL	0017				
	BMSWBR	0016	BM\$WMB	0010	BMSWR	0013	BMSWSX	001A				
	BRLEN	0005	BSYBPS	0007	BUFPTR	02A5'	CDOS	0005				
	CORBPS	0003	CORERR	00B1'	CR	000D	DMABPS	0002				
	ENR	00 <b>0D</b>	errmsg	00491	FFRBPS	0000	FFRMSG	02891				
	FIFO	0000	HALFUL	0015	IC\$RT	04881	ICDBPS	0006				
	IEBIT	0002	IEBPS	0001	IH\$C3	052C'	IH\$C4	05381				
	IH\$C5	0544	IH\$DH	056C'	IH\$OC	0546′	ih\$rt	056F′				
	IH\$RW	05581	INSRT	02E1'	INBIT	0001	INBPG	0000				
	INC\$AD	03DA'	INIMSG	014C'	intshn	05001	Int\$In	048D'				
	INTSRD	0575'	INT\$RE	04B7'	INT\$RS	0038	INT\$WR	04D4'				
	intsut	05991	intflg	02A7'	Intsav	02A8'	IPBIT	0080				
	IPBPS	0007	IR\$C8	04C5'	IR\$RT	04D2'	IRD\$C2	05 <b>8B</b> ′				
	IRD\$DN	058F′	IRESET	02BD.	IRS	05CC'	IW\$C8	04F3'				
	IW\$WT1	O4DE'	IWR\$C2	05AF'	Iur*Dn	05B3′	JP\$OPC	0003				
	LF	000A	mbm\$ab	03751'	MBM\$BM	OZABI'	MBM\$FF	03A9I				
	MBM\$IC	04581′	MBM\$IN	02C6I'	MBM\$IS	04251'	MBM\$PS	02B0I				
	MBM\$PU	03821'	MBM\$RC	03A3I'	mbm\$re	02E3I'	mbm\$rf	036FI				
	MBM\$RS	03471′	MBM\$RX	02FFI'	MBM\$RZ	039DI'	MBM\$SR	037CI				
	mbm\$ST	02B1I'	HBMSWB	02841'	MBM\$WR	030CI,	MBM\$WS	03831				
	MBM\$WX	03611'	MBMSWZ	03691'	NONSUP	03B9'	ONE	0001				
	OPCBPS	9006	OPCMSG	00F3'	OPFBPS	0005	PRTEND	0024				
	PRTLN	0009	RCDBPS	0005	RD\$RT	02FA'	RDERR	00221				
	RDSIZ	02A3'	READ	03EC,	READ\$L	03FA'	READ\$R	0410'				
	REIMSG	025B'	RSTMSG	0121'	SET\$BM	0309,	SUPMSG	00001				
	TIMBPS	0004	TIMERR	00D2'	UNCBPS	0002	UNCERR	00901				
	WAITST	0415	WATELP	041D'	WATEST	041C'	WBLBPS	0004				
	WHONOZ	0071	WRSRT	0340'	WR\$WT1	0325′	WR\$WT2	032F'				
	WRSIZ	02A4'	XFRBPS	0003	ZERO	0000						

No Fatal error(s)

Figure 18. MBM Software (page 32 of 32).

### IV. <u>User's Manual</u>

The MBM Interactive Development System (MIDS) described in the following manual is an S-100 based peripheral device used for troubleshooting and verifying operation of Intel 7110 MBM's and their related support IC's. Once a user is familiar with MBM operating characteristics (see Ref 3), the use of MIDS is straightforward. It requires only that the user be able to log onto the host system and initiate execution of the program called MIDS. Software prompts the user for subsequent inputs. In addition, a menu of available operations can be displayed at anytime to assist in input selection.

#### System Start-up

The following sequence describes how to get started with MIDS.

- 1. Turn off power.
- Insure BPK-72 to S-100 interface card is seated in the motherboard.
- 3. Turn on power.
- 4. Boot the Operating System.
- Type "MIDS" on console (ie, start system execution).
- 6. Console will prompt for additional information.

#### Command Summary

W - WRITE FIFO

Once MIDS execution begins, the console displays a help menu and prompts the user to enter an execution command. The help menu lists all valid commands and has the following appearance:

#### \*\*\*\*\* MBM COMMAND MENU \*\*\*\*

0 - WRITE B/L REGISTER MASKED 1 - INITIALIZE 2 - READ BUBBLE 3 - WRITE BUBBLE 4 - READ SEEK 5 - READ BOOTLOOP REGISTER 6 - WRITE BOOTLOOP REGISTER 7 - WRITE BOOTLOOP 8 - READ FSA STATUS 9 - ABORT A - WRITE SEEK B - READ BOOTLOOP C - READ CORRECTED DATA D - RESET FIFO E - MBM PURGE F - SOFTWARE RESET H - DISPLAY COMMAND MENU I - INITIALIZE MBM BUFFER J - SET INTERRUPT I/O K - SET POLLED I/O PROCESSING P - PRINT MBM BUFFER Q - READ BMC ADDR REG (PRINT) R - READ FIFO (AND PRINT) S - PRINT BMC STATUS U - SET BMC REG VALUES V - PRINT BMC REG VALUES

To execute one of the listed commands, the user must enter the single letter appearing to the left of the desired operation title. Commands requiring additional information will prompt the user for it as needed.

X - EXIT TO CDOS

Of the 28 operations available on the command menu, the first 16 correspond directly to physical Intel 7110 commands. Therefore, an explanation to commands 0 through F is not reiterated here, but can be found in Appendix E under the BPK-72 Bubble Memory Prototype Kit User's Manual section (Ref 2: 3-10 - 3-13). The remaining 12 commands are used for development support and are explained in the following paragraphs.

H - Display Command Menu. This command lists the menu illustrated above.

I - Initialize MBM Buffer. MIDS software maintains an 204 byte buffer. This is sufficient to hold up to three MBM pages (3 \* 68 = 204). The Initialize MBM Buffer command provides a way to set the software buffer to a known value before an output operation.

Following initiation of the "I" command the console will prompt the user for an initial value which is put into the first byte of the buffer. Then an increment value, entered after a second prompt, is used to ripple values throughout the buffer. For example, an initial value of OlH and an increment of OlH provides 204 bytes with the following hexidecimal pattern: Ol, O2, O3, ... CA, CB, CC.

 $\underline{J}$  - Set Interrupt I/O Processing. This command enables interrupt I/O processing by setting the Enable Register within the BMC to interrupt when an operation completes. Other interrupt conditions can be enabled via the Set BMC Register Values (U) command.

Interrupt I/O is somewhat limited. The interrupt handling routine is set to recognize operation complete and error interrupts. In addition, FIFO half full interrupts are processed only for MBM Read (2) and Write (3) commands. All other interrupts are essentially ignored.

K-Set Polled I/O Processing. Polled I/O is the normal operating configuration for MIDS. The Set Polled I/O Processing (K) command is provided to return MIDS software to

its normal configuration following interrupt I/O processing. In addition to resetting MIDS software, all interrupt enable bits within the BMC are cleared.

<u>P - Print MBM Buffer on Console.</u> This command formats and dumps the hexidecimal byte values found in the software I/O buffer. Two slightly different formats are printed depending on whether error correction is enabled. With error correction only 64 bytes are diplayed per MBM page. Without error correction, all 68 bytes per page are displayed.

 $Q = Read \ BMC \ Address \ Register (and Print).$  This command reads the BMC Address Register and prints it on the console.

 $R = Read\ FIFO\ (and\ Print)$ . The BMC contains a 40 byte FIFO as a data buffer between the processor and the bubble device. The "R" command dumps the FIFO to the console.

During the FIFO read, the first byte of data is lost. This loss of data results from software implementation restrictions. To allow for MIDS flexibility, BMC registers must be initialized before each FIFO read. This initialization operation destroys the first byte in the FIFO (Ref 3:3-8).

 $\underline{S}$  - Print BMC Status. This command reads the BMC Status Register and prints it on the console.

 $\underline{U}$  - <u>Set BMC Register Values</u>. Registers within the BMC define operation of the MBM peripheral. The "U" command provides a way to change these register values so that the

BMC can be configured for specific development tasks. (Ref 2:3-2 - 3-7)

Individual register values are set based on responses to console prompts. The first prompt:

NUMBER OF PAGES PER I/O BLOCK =

requests information for setting the Block Length Register.

Answers to the next set of prompts:

ENABLE NORMAL INTERRUPTS? (Y/N/Return)
INTERRUPT ON ERRORS? (Y/N/Return)
MAXIMUM TRANSFER RATE? (Y/N/Return)
READ CORRECTED DATA? (Y/N/Return)
INTERNALLY CORRECT DATA? (Y/N/Return)

are used to generate an Enable Register value. Note that software will not allow interrupts to be enabled unless the system is in interrupt I/O mode (initiated by "J" command). In addition, software allows only one form of error correction to be enabled at any one time. The final prompts:

WHICH BUBBLE? RECORD NUMBER (3 HEX DIGITS)?

request data for initializing the Address Register.

Some MBM I/O operations update the Address Register to point to the next available MBM page. The "U" command is capable of leaving this and other register values unchanged. Any of the register fields that can be changed by the "U" command can also be left unchanged with a "Return" response.

 $\underline{V}$  - Print BMC Register Values. BMC registers are reset before each MBM operation from values saved in memory. While the "U" command changes these values, the "V" command displays them.

 $\underline{W}$  - Write FIFO. This command dumps the first 40 bytes of the 204 byte software I/O buffer to the BMC FIFO.

 $\underline{X}$  -  $\underline{Exit}$  to  $\underline{CDOS}$ . This command returns execution control to the operating system.

### Command Features

Not all commands involve physical access to the MBM peripheral. Following initiation of commands that do, the peripheral status is automatically printed. The status that is displayed may at times present false images of actual peripheral status. This happens because some instructions do not complete before the status is displayed. This is not a fault, but rather a debugging feature of MIDS. This allows the user to observe the results of an operation and to continue processing without having to wait for a valid status which may never come.

Status' that indicate an operation has completed have their most significant bit off, and only one of their next two significant bits on (Ref 2:3-3). On occassions when an unexpected status is displayed, execution of the Print Status (S) command usually provides enough delay so that the expected status is shown. If this request results in another apparently bad status, chances are that an MBM fault exists.

Most MBM commands await completion of previous operations before they start executing. Attempted execution of such commands when the most significant bit of the BMC status (the busy bit) is set, results in a possible infinite loop waiting for the MBM to become available. So, before

entering a command, the user must insure that the MBM status is not busy. One way to accomplish this is via the Abort (9) command.

### MBM Initialization

The following sequence of commands insures that the MBM peripheral is set up to properly process user requests. First, an MBM Abort (9) command is sent to terminate any currently executing command and to clear BMC status. The status returned should be either 40H or 41H. After obtaining either one of these status' the MBM Initialization (1) command should be executed. Again the final status should be either 40H or 41H. Any other status, for either command, indicates problems that must be solved before other commands in the range of 0 through F can be executed.

#### Interrupt Processing

An interrupt processing capability is available with MIDS only to prove that MBM interrupt facilities work as claimed by the manufacturer. The primary advantage of using interrupts, concurrent processing of tasks, is not supported by MIDS. Following initiation of an MBM command, a wait loop is entered until all interrupts related to the requested operation are processed. Consequently, each command executes to completion before another is started.

#### Errors

User errors fall into two categories. One type is detected by MIDS software, while the other is found by the operating system. Errors caught by MIDS software cause an error message to be printed, execution of the current command to cease, and return to the MIDS command entry level. At the command entry level the user can retry the erroneous command, or try a different command. Errors caught by MIDS are:

INVALID COMMAND - requested operation does not match those available on the command menu;

INVALID INPUT - additional data requested during a command is invalid; some invalid inputs do not cause an error message, but instead, cause the original question to be asked again.

Errors found by the operating system do not have the same gracious effect as those errors found by MIDS. Operating system errors cause an error message to print and control to pass back to the operating system level. The user may then reexecute MIDS or, in extreme cases, reboot CDOS. The most common way to get an operating system error is to request an MBM operation that is not supported by interrupt processing, while MIDS is in its interrupt mode. See command "J" for a discussion of valid interrupt operations.

# Appendix D

## IFPDAS IR Debugging Tool

# Contents

ı.	Intro	dι	ıct	i	ם ס	L	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	237
II.	User	Ιr	ıst	r	u c	ti	Ĺο	n	s	•	•	•		•		•	•	•	•		•	•		•	•	•	238
	Monit	or	ir	ıg																							238
	Singl	Lе	St	: e	p							•		•		•	•	•			•		•			•	238
	IR R																										239
	Memor																										
	RAM/I																										240
ıı.	Hardv	aı	e		•		•		•			•		•	•				•	•	•	•	•	•	•	•	241
	Schen	ıa t	ic	: ]	Dί	a g	r	aı	n s																	•	241
																											241
																											244
																											247
		S i	n e	: 1	е	St	: e	D																			248
														•													251
	IC Ma		_				-																				253

# IFPDAS IR Debugging Tool

# I. Introduction

The IFPDAS IR described in this thesis is a prototype. Because of this, it requires tools for software development. One such tool is the IFPDAS Inflight Recorder Debugging Tool (RDT). The RDT is a hardware front panel for the IR processor. It does not contain a monitor program or any other software, but does give programmers a way to trace software execution.

The RDT is designed so as not to affect IR operation. The only impact of RDT design on the IR is bus loading. As explained later, the RDT presents single P2CMOS loads to many of the pins on the IR busses. The addition of these single loads is transparent to IR operation.

No IR hardware changes are required to accommodate the RDT. This fact coupled with bus loading transparency, means that the IR will operate identically with or without the RDT. Thus, hardware changes do not have to be factored into operating predictions whenever the IR is detached from the RDT.

# II. User Instructions

The RDT is a hardware front panel for the IR processor. Capabilities that the RDT provides are:

- 1. monitoring address and data busses,
- 2. single stepping through programs,
- 3. resetting the IR processor,
- 4. reading a byte from memory or a peripheral, and
- 5. writing a byte to RAM or a peripheral.

Another capability that users do not explicitly see is the one for unimpeded operation of the IR. The IR can run independent of the RDT in two ways. One is with the interface cable between the IR and RDT detached. Another way is to put the RDT in "RUN" (SW106) mode with all other debugging functions disabled. A benefit of this method is that the hexidecimal displays will monitor program execution and provide feedback on its operation.

## Monitoring

Monitoring activity takes place during program execution. Programs execute in one of two modes, full speed or single step. During both modes, hexidecimal numbers displayed on the front panel reflect the address of the currently executing instruction.

#### Single Step

The combined use of switched SW106 and SW107 allow users to execute an IR program with breaks between instructions. To enable single step operation, SW106 is switched to "S/S".

As soon as this happens and the current instruction completes execution, the IR processsor halts to await a step command. The momentary switch, SW107, transmits this command when depressed. Each time SW107 is toggled one IR instruction is executed. When SW106 is in its "RUN" position, SW107 is disabled.

#### IR Reset

Reset action takes place regardless of other RDT switch settings. Whenever SW112 is depressed, the IR processor is forced to restart program execution at hexidecimal location 0000H. This is the same address where program execution begins upon power up. Because power up automatically causes an IR Reset, performing a reset through the RDT is not necessary to start program execution.

# Memory/Peripheral Read

When used together, SW108, SW109, SW110, and SW111 provide the IR with a memory and peripheral input capability. To perform a read, SW110 is set to "RD". Switches SW108 and SW109 determine the input source and enables SW111, the read/write strobe. When the strobe is toggled, the byte at the address shown on the hexidecimal display is latched into the data display. The action of the read strobe is disabled whenever both SW108 and SW109 are in their "NOP" positions.

After choosing to perform an I/O operation (SW108 = MEM or SW109 = PER) and before toggling the read strobe, the address display can be changed to a user defined value.

Individual digits are incremented by depressing the switch directly below the displays. Note that peripheral addresses occupy only one byte, and must be entered in either the two high-order or the two low-order hexidecimal digits.

# RAM/Peripheral Write

The RDT write operation dumps the information shown in the data display to the memory or peripheral address shown in the address display. Write operations work similar to the read operation described above. With SW110 set to "WR", SW108 and SW109 determine the type of output to be performed, while SW111 determines when the operation will occur. One obvious difference between the read and write operations is that the data display must be initialized before the write strobe is toggled. Another difference is that a memory write operation is restricted to the RAM address space. Memory read operations can also access EEPROM addresses.

#### III. <u>Hardware</u>

# Schematic Diagrams

Instead of having one large schematic diagram, RDT hardware is described using smaller, functionally grouped diagrams. When combined as one, the individual diagrams completely define the RDT. The rule that binds the diagrams is signal naming conventions. From one diagram to the next, common signal paths have identical names.

Most control signals found in the following schematics are prefixed with either an "O" or an "I". An "O" prefix indicates that the signal originates from within the RDT hardware and is "Output" to the IR bus. Signals "Input" from the IR bus are preceded with an "I". Signals with no prefix are generated and used internal to the RDT. Control signals may also have a postfix of "\*" to indicate that they are an active low mignal.

Another standard feature of RDT hardware is that all switches are debounced. The debouncing circuit is implemented in every case by a data flip-flop (FF) with preset and clear inputs. Its theory of operation is presented in the discussion of the IR Reset function.

IR Bus Buffers. The interface between the IR bus and the RDT is fully buffered. Figure 19 shows that all signals - with the exception of OWAIT\*, OBREQ\*, OPS\*, and ORESET-IN\* - are connected via P2CMOS buffers. So, RDT inputs present




Figure 19. RDT I/O Buffers.

only single P2CMOS loads to the IR bus; and outputs have the same drive capacity as components of the IR. The three remaining signals are output to the IR control bus through open-collector gates.

IR signals required by the RDT fall into three categories: bidirectional, input and output. Placement within a category depends upon when and how individual signals are enabled through a buffer. Data and address busses, which provide both input and output for the RDT, are bidirectional. Control bus signals SO, Sl, RD\*, and BACK\* are sources of input. Output signals are the XWAIT\*, BREQ\*, PS\*, RESET-IN\*, RD\*, WR\*, and IO/M\* control lines.

While RD\* appears both as an input and an output signal, it is not considered bidirectional because it is buffered by B26 as an input, and by B27 as an output.

Bidirectional lines are buffered by B23, B24, and B25. These 82PC08, Bidirectional Transceivers, operate continuously with their direction of transmission determined by the RDT function being performed. When the RDT is in a monitor or single step mode, all three transceivers act as input buffers. In the memory/peripheral write mode, they are output buffers. However, when reading memory or a peripheral, B25 is an input buffer and B23 and B24 are output buffers. The two OR gates in the upper part of Figure 19 provide direction control logic for these three transceivers.

IR lines categorized as input signals are buffered by B23. The input buffer is hardwired to transfer data from the IR to the RDT continuously. The two OR gates fed directly from B26 are used as a second level of input to increase the fan-out of the P2CMOS IC's for driving the LSTTL circuitry of the RDT.

IC's B27 and B28 are output buffers. To preclude bus contention problems, ORD\*, OWR\*, and OIO/M\* use the tri-state feature of the 82PC08. During operations where the RDT does not require control of IR resources, the output buffers are disabled. Neither monitor nor single step operations need control over the IR to accomplish their tasks. However, I/O operations must use the IR buses. Once an I/O operation gains control of IR resources, BREQ\* + BACK\* = 0, the 82PC08

is enabled and signals generated by the RDT are sent to the IR.

The four output signals which do not pass through Bidirectional Transceivers - OWAIT\*, OBREQ\*, OPS\*, and ORESET-IN\* - are interfaced to the IR via 7417 open-collector buffers. The reason open-collector buffers are required is that corresponding signals on the IR control bus are held normally high through pull-up resistors. To drive these lines low, open-collector gates are used.

Bus Monitor. Hexidecimal displays are provided for monitoring the IR data and address busses. Toggle switches and counters add the capability for initializing these busses whenever the RDT is in an I/O operation mode.

Before discussing construction of the monitors, an understanding of the differing functional requirements betwen the data and address monitors is useful, While programs execute, the RDT is in a monitoring mode, That is, the address monitor reflects the addresss of the currently executing instruction and the data monitor is blank. In its I/O mode the RDT gains control of the IR busses from the NSC800. Regardless of whether an input or an output operation is being performed, the value in the address monitor is gated to the IR address bus. Similarly, the data monitor is gated to the IR data bus, but only during an output operation. During input the data monitor reflects the value found on the data bus.




Figure 20. Data Bus Monitor.




Figure 21. Address Bus Monitor.

Figures 20 and 21 show circuits for monitoring and initializing four bits of a bus. In both diagrams INO represents the least significant bit of the four bit group. B2X, C3X, D4X, SW10X, and the OR gate connected to CLK1 of C3X are reproduced twice for the data monitor and four times for the address monitor. This covers all 24 bits of the data and address busses. Other logic gates shown in the figures determine when particular components are enabled.

Figure 20 shows the circuit for monitoring/initializing the data bus. During program execution, the logical OR of OBREQ\* and IBACK\* is always one. Consequently three significant actions occur. One is that the hexidecimal display, D4X, is blanked. Another is that the toggling action of SW10X is blocked from C3X. The third is that the output buffer, B2X, is disabled. When the RDT is in I/O mode, OBREQ\* and IBACK\* are zero. The result is that D4X is no longer blanked and SW10X increments the C3X counter. Combined with a write request, WR\* = 0, OBREQ\* and IBACK\* also enables C3X to be incremented and allows its output to pass to the data bus. During read operations WR\* = 1 and again B2X is disabled. However, C3X is enabled in its latched mode, passing information from the data bus to D4X.

Figure 21 shows the circuit for monitoring/initializing the address bus. When the RDT is in its program execution mode, C3X acts as a latched buffer, passing appropriate information to and blocking undesireable bus activity from D4X. During execution of an instruction, the address and

data busses change several times. Consequently, control signals determine the proper time for latching information into C3X. The desired information is available when ISO and ISl are both high, indicating an operation code fetch cycle, and RD\* is low (Ref 24:4-13). Under these conditions CT/LD\* equals zero and bus information is latched into the counter.

When the RDT is in its I/O mode OBREQ\*, IBACK\*, ISO, and IS1 are low, and the CT/LD\* pin of C3X is high. This disables additional information from latching into the counter from IR busses, and allows the IR address bus to be initialized. Initialization involves incrementing C3X to a desired value using SW10X. The OR gate connected between SW10X and C3X stops count pulses from reaching C3X unless the RDT has contol. So, even though C3X is usually count enabled (CT/LD\*=1), count clock pulses (CLK1\*) are blocked from C3X unless the RDT is in an I/O mode.

IR Reset. The NSC800 and its peripheral controllers are reset whenever the RESET-IN\* pin of the CPU is grounded. Figure 22 is a schematic of the circuit used to ground RESET-IN\*. The diagram consists entirely of a switch debouncer.

A data FF with preset and clear inputs works well for switch debouncing. With the CLK input tied low, data inputs to the FF are disabled and output is dependent on only the preset and clear inputs. At any time only one of either the preset or clear inputs is low. The output of the FF reflects the switch position. When the switch is changed, voltage




Figure 22. IR Reset Function.

spikes appear as the switch disconnects from one terminal and as it connects to the other. These two causes of spikes are mutually exclusive. So, the FF reflects switch positioning without intermittent voltage spikes.

Single Step. The power save feature of the NSC800 allows inplementation of a single step function. During the last clock cycle of each instruction, the PS\* pin of the NSC800 is sampled; and when found in a low state, program execution is suspended. The NSC800 Microprocessor Family Handbook suggests a way of using this feature to control a single step function. (Ref 24:4-23)

In general, single stepping works by holding PS\* low until time for a step. Then PS\* is set high, allowing program execution to continue. Before the current

instruction completes, the RD\* strobe from the operation code fetch cycle clears PS\* and again execution is suspended. The result is that only one instruction is executed every time PS\* is toggled high.

Figure 23 shows the circuit used for implementing single stepping within the RDT. The circuit effectively works as outlined above. However, RDT complexity requires that enhancements be made to tailor single step functioning.

The first enhancement provides a switch to allow a choice between normal program execution and single step execution. In its "RUN" position, the switch provides a high input to two OR gates. This effectively blocks single step actions by maintaining OPS\* and OWAIT\* high. In its "S/S" position, a low signal is input to the blocking gates, allowing step toggling to control OPS\* and OWAIT\*.

The requirement for a wait state to be generated externally from the IR results from the interaction of the ALE pulse generated by the NSC800 and the wait state generation circuitry. ALE is held high whenever the NSC806 is in a power save mode, PS\* = 0 (Ref 24:4-23). But wainstates are valid for only one machine cycle after ALE goes high. The facts that a single step operation extends across many machine cycles while PS\* = 0, and the first CPU operation performed after PS\* goes high is an operation code fetch from EEPROM, require that an external wait state be generated.




Figure 23. Single Step Function.

Another enhancement involves RDT requests for control of the IR bus structure. Since the NSC800 only samples BREQ\* during the last clock cycle of an instruction (Ref 24:4-12), at least one instruction must execute before bus control is relinquished. The lower right-hand FF of Figure 23 is the component which insures at least one is executed. Upon activation of BREQ, a one is latched into this FF. The one

then passes through an OR gate, causing the upper right-hand FF to latch a one onto OPS\* and a zero onto OWAIT\*. Both latches are reset by the RD\* strobe which originates during an operation code fetch cycle. While this action insures one instruction is executed, all is in vain if SW6 is set to "RUN". Either way, an instruction is executed, allowing OBREQ\* to be recognized.

Input/Output. I/O operations can be performed on both memory and peripheral devices. Setting either SW108 or SW109 selects a type of I/O device and enables RDT I/O. SW110 and SW111 determine the type of I/O operation and when it will be performed. Figure 24 shows the I/O portion of RDT circuitry. For discussion, Figure 24 is divided at output pin 6 of U81. This splits the diagram into a bus requesting circuit and an I/O strobe generating circuit.

Before an I/O operation can proceed, the RDT must gain control of the IR busses. The first step in getting control is to request it by setting OBREQ\* low. When SW108 = "MEM" or SW109 = "PER", one of the switch debouncers will cause the pin 10 of U82 to change from its normally high output state. A low output from U82 is used as the bus request signal - OBREQ\*. The IR processor recognizes that OBREQ\* = 0 before fetching another instruction, and responds by setting IBACK\* low. This response indicates that the RDT has control of the IR busses and causes output pin 6 of U81 to go low. This low output enables the I/O strobe generating portion of the the diagram.




Figure 24. Memory/Peripheral I/O Circuit.

SW110 determines whether a read or a write will be performed by allowing toggle pulses to reach an appropriate 74221, one-shot. Once enabled by the OBREQ\*/IBACK\* sequence, pulses from the SW111 momentary switch are applied through these enable gates to the falling edge triggers of one-shots. Outputs from the one-shots are pulses of known width that are used for the ORD\* and OWR\* strobes. The width of each strobe is determined by the I/O circuit with the longest pulse requirements. EEPROM's, with a typical access time of 500 nanoseconds (Ref 12), require the longest read strobe of any

memory or peripheral circuit. Allowing for possible atypical operation, the ORD\* generating one-shot is tuned to 600 nanoseconds. The OWR\* strobe width is set at 200 nanoseconds. This time is governed by the NSC810 I/O port (Ref 24:A-27), the slowest device that can be written to by the RDT.

## IC Map

In general, IC's are grouped by the RDT function they support. Figure 25 illustrates the relative position of IC groups as they appear on the RDT wirewrap card. In addition, naming conventions used in previous schematic diagrams help identify IC functions. Letter prefixes and their meaning are:

B = Buffer,

BC = Bus Connector,

C = Counter,

D = Display,

R = Resistor Pack,

S = Switch Debouncers,

SW = Switch, and

U = Individual Operations.

The "U" group is further broken down so that

U6 = Display/Initialize Operation,

U7 = Single Step, and

U8 = I/O Operation.

Table XVI is a more definitive list of the IC functions used in the RDT.

IC sockets on the RDT wirewrap card do not contain the prefixes described above. Instead, only the number following the letter prefix is found on the sockets. Numbering

consistency provides the correlation between the schematic diagrams and the wirewrap sockets.




Figure 25. RDT IC Functional Groupings.

TABLE XVI
RDT IC Listing

Device Type		Schematic Reference
5082	Hexidecimal LED Display	D40-D45
7 40 0	Quad 2-input NAND Gates	U61,U81
7 40 2	Quad 2-input NOR Gates	U60,U82
7417	Hex Open-Collector Buffer	в 28
7 4 3 2	Quad 2-input OR Gates	B29,U62, U63,U71
7474	Dual D-type Flip-Flops	S1-S13,U70
74197	Presettable Binary Counter	C30-C35
74221	Dual Monostable Multivibrator	U 8 O
74244 Oct	al Tri-State Buffers	B 2 0 - B 2 2
827008	Bidirectional Transceiver	B23-B27
	1K x 8 Resistor Pack	R90,R92, R94,R96-R99

# Appendix E

# Manufacturers' Data Sheets

This appendix contains manufacturers' data sheets for the IC components used in the IR prototype. However, they are not published with the thesis. Instead, they are on file at AFIT/EN, Wright-Patterson AFB, OH, 45423.

#### VITA

Robert Eugene Meisner was born on 10 September 1952 at the Carlisle Barracks, Pennsylvania. Being a member of a military family he attended many schools before graduating from high school in Olla, Louisiana. Continuing his education in Louisiana, he earned a Bachelor of Science degree in Computer Science in May 1974. Upon graduation, he recieved a commission in the US Army through the ROTC program. While in the Army he held positions as an AUTODIN terminals programmer, a company executive officer, and a battalion supply staff officer. In August 1977, he recieved an interservice transfer to the USAF and was assigned to Hq SAC. He spent his entire tour as a computer systems analyst, supporting SIOP production before being accepted to AFIT. He entered the AFIT, School of Engineering in June 1980.

Permanent Address: 29 Halsey Drive

Marietta, GA 30062

Unclassified
SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered)

·			
REPORT DOCUMENTATION PAGE			
2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER		
4. TITLE (and Subtitle)			
AN INFLIGHT RECORDER PROTOTYPE FOR THE			
INFLIGHT PHYSIOLOGICAL DATA ACQUISITION SYSTEM III			
7. AUTHOR(#)			
Robert E. Meisner, Captain, USAF			
9. PERFORMING ORGANIZATION NAME AND ADDRESS			
Air Force Institute of Technology (AFIT/EN)			
Wright-Patterson Air Force Base, Ohio 45433			
11. CONTROLLING OFFICE NAME AND ADDRESS			
School of Aerospace Medicine			
Crew Systems Division (SAM/VNB)			
Brooks AFB, Texas 78235			
	Unclassified		
	154. DECLASSIFICATION/DOWNGRADING		
<del></del>	<u></u>		
Approved for public release; distribution unlimited  17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)			
SUPPLEMENTARY NOTES APPROVED FOR PUBLIC RELEASE: IAW AFR 1901.  AIR FORCE INSTITUTE OF TEC.  LYNN E: WOLAVER  WRIGHT-PATTERSON AFD C  Dean for Research and			
Inflight Physiological Data Acquistion System (IFPDAS)  Complementary Metal-Oxide Semiconductor  Electrically Erasable Programmable Read-Only Memory  Magnetic Bubble Memory Remote Data Acquisition Microprocessor  Microcomputer Analog to Digital Conversion  20. ABSTRACT (Continue on reverse side if necessary and identity by block number)			
See reverse			
	THE TION  AFIT/EN) io 45433  It from Controlling Office)  Oution unlimited  In Block 20, 11 different from the state of th		

Block 20.

A prototype for the Inflight Recorder component of the Inflight Physiological Data Acquisition System was built. The Inflight Recorder is a remote data acquisition computer for sampling physiological data. Characteristics of the recorder's design were solid-state, microprocessor controlled, expandability, 16 sensor inputs, and 122 samples per second. Demonstration of battery operation for four hours and unobstructive size characteristics awaits further testing.

Following a hardware requirements analysis, the prototype was built using Complementary Metal Oxide Semiconductor (CMOS) integrated circuits. Components featured in the design were a CMOS microprocessor; Electrically Erasable Programmable Read Only Memories (EEPROM); a monolithic, 16 channel, analog to digital converter; and Magnetic Bubble Memories (MBM).

In addition to building the IR prototype, several development tools were constructed. One was a EEPROM Programmer. Another was an MBM Interactive Development System. A third was a hardware front panel for debugging IR software. User's manuals for these tools appear in appendices to the thesis.

# ATE LMED